An Efficient Approch to VLSI Circuit Partitioning using Evolutionary Algorithms

被引：2

作者：

Sangwan, Dhiraj ^{[1
]}

Verma, Seema ^{[2
]}

Kumar, Rajesh ^{[3
]}

机构：

[1] CSIR CEERI, Pilani, Rajasthan, India

[2] Banasthali Vidyapeeth, ECE Dept, Vanasthali, Rajasthan, India

[3] MNIT, ECE Dept, Jaipur, Rajasthan, India

来源：

2014 6TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS | 2014年

关键词：

Algorithm; Evolutionary Algorithm; VLSI; Circuit Partitioning; Kernighan Lin; Fiduccia Mattheyses Algorithm; optimization; Simulated Annealing; Genetic Algorithm; cut-size;

D O I：

10.1109/CICN.2014.195

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Circuit Partitioning generally formulated as graph partitioning problem is an important step in physical design of circuits. The use of Evolutionary techniques is increasingly used to solve NP complete problems i.e. applications for logic minimization and simulation heuristics. This paper explores the evolutionary approach of genetic algorithm and propose a hybrid technique involving the strengths of the existing techniques resulting in a better partitioning and placement of circuits. It can further be extended to the Hardware/Software boundary of algorithms and can be applied to real world physical design problems.

引用

页码：925 / 929

页数：5

共 50 条

[1] Optimization of Circuit Partitioning in VLSI through Classification Algorithms
Sumithradevi, K. A.
Vijayalakshmi, M. N.
TENCON 2010: 2010 IEEE REGION 10 CONFERENCE, 2010, : 1554 - 1557
[2] Evolutionary algorithms for VLSI multi-objective netlist partitioning
Sait, SM
El-Maleh, AH
Al-Abaji, RH
ENGINEERING APPLICATIONS OF ARTIFICIAL INTELLIGENCE, 2006, 19 (03) : 257 - 268
[3] An efficient iterative improvement technique for VLSI circuit partitioning using hybrid bucket structures
Eem, CK
Chong, JW
PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 73 - 76
[4] A survey on an optimal solution for VLSI circuit partitioning in physical design using DPSO & DFFA algorithms
Rajeswari, P.
Chandra, Theodore S.
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INTELLIGENT SUSTAINABLE SYSTEMS (ICISS 2017), 2017, : 868 - 872
[5] EFFICIENT CIRCUIT PARTITIONING ALGORITHMS FOR PARALLEL LOGIC SIMULATION
PATIL, S
BANERJEE, P
POLYCHRONOPOULOS, CD
PROCEEDINGS : SUPERCOMPUTING 89, 1989, : 361 - 370
[6] Circuit design using evolutionary algorithms
Beielstein, T
Dienstuhl, J
Feist, C
Pompl, M
CEC'02: PROCEEDINGS OF THE 2002 CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1 AND 2, 2002, : 1904 - 1909
[7] Comparative Study of Evolutionary Model and Clustering Methods in Circuit Partitioning Pertaining to VLSI Design
Devi, K. A. Sumitra
Banashree, N. P.
Abraham, Annamma
PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 20, 2007, 20 : 42 - 45
[8] An efficient VLSI circuit partitioning algorithm based on satin bowerbird optimization (SBO)
Guru, R. Pavithra
Vaithianathan, V.
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (03) : 1232 - 1248
[9] An efficient VLSI circuit partitioning algorithm based on satin bowerbird optimization (SBO)
R. Pavithra Guru
V. Vaithianathan
Journal of Computational Electronics, 2020, 19 : 1232 - 1248
[10] AN INVESTIGATION OF PARALLEL MEMETIC ALGORITHMS FOR VLSI CIRCUIT PARTITIONING ON MULTI-CORE COMPUTERS
Armstrong, E.
Grewal, G.
Areibi, S.
Darlington, G.
2010 23RD CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2010,

← 1 2 3 4 5 →