Improved Analog Operation of Junctionless Nanowire Transistors Using Back Bias

被引：0

作者：

Trevisoli, R. ^{[1
]}

Doria, R. T. ^{[1
]}

de Souza, M. ^{[1
]}

Pavanello, M. A. ^{[1
]}

机构：

[1] Ctr Univ FEI, Dept Elect Engn, Sao Bernardo Do Campo, Brazil

来源：

2015 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS) | 2015年

关键词：

Junctionless Transistors; Substrate Bias; Analog Operation;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This work reports, for the first time, an analysis of substrate bias on the analog parameters of Junctionless Nanowire Transistors operating as single transistor amplifiers through experimental and simulated data. The study is performed in terms of output conductance, transconductance, open loop voltage gain and transconductance to the drain current ratio. It has been shown that the substrate bias can affect significantly the performance of junctionless devices, such that the positive back bias can reduce the output conductance and improve the voltage gain.

引用

页码：265 / 268

页数：4

共 50 条

[1] Substrate Bias Influence on the Operation of Junctionless Nanowire Transistors
Trevisoli, Renan
Doria, Rodrigo Trevisoli
de Souza, Michelly
Pavanello, Marcelo Antonio
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (05) : 1575 - 1582
[2] Analog Operation of Junctionless Nanowire Transistors down to Liquid Helium Temperature
Trevisoli, Renan
de Souza, Michelly
Doria, Rodrigo T.
Kilchtyska, Valeriya
Flandre, Denis
Pavanello, Marcelo A.
2014 11TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE ELECTRONICS (WOLTE), 2014, : 53 - 56
[3] Cryogenic Operation of Junctionless Nanowire Transistors
de Souza, Michelly
Pavanello, Marcelo A.
Trevisoli, Renan D.
Doria, Rodrigo T.
Colinge, Jean-Pierre
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (10) : 1322 - 1324
[4] The Influence of the Substrate Bias in Junctionless Nanowire Transistors
Trevisoli, Renan D.
Doria, Rodrigo T.
de Souza, Michelly
Pavanello, Marcelo A.
2013 28TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO 2013), 2013,
[5] Analog Operation of Junctionless Transistors at Cryogenic Temperatures
Doria, R. T.
Pavanello, M. A.
Trevisoli, R. D.
de Souza, M.
Lee, C. W.
Ferain, I.
Akhavan, N. Dehdashti
Yan, R.
Razavi, P.
Yu, R.
Kranti, A.
Colinge, J. P.
2010 IEEE INTERNATIONAL SOI CONFERENCE, 2010,
[6] Influence of the Crystal Orientation on the Operation of Junctionless Nanowire Transistors
Trevisoli, Renan
Doria, Rodrigo T.
de Souza, Michelly
Pavanello, Marcelo A.
Barraud, Sylvain
Vinet, Maud
2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2016,
[7] The Role of the Incomplete Ionization on the Operation of Junctionless Nanowire Transistors
Trevisoli, R. D.
Doria, R. T.
de Souza, M.
Ferain, I.
Das, S.
Pavanello, M. A.
IEEE INTERNATIONAL SOI CONFERENCE, 2012,
[8] On the Application of Junctionless Nanowire Transistors in Basic Analog Building Blocks
de Souza, Michelly
Doria, Rodrigo T.
Trevisoli, Renan
Barraud, Sylvain
Pavanello, Marcelo A.
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2021, 20 (20) : 234 - 242
[9] Electrical Channel Length in the Subthreshold Operation of Junctionless Nanowire Transistors
Trevisoli, Renan
Silva, Everton M.
Dona, Rodrigo T.
2024 38TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES, SBMICRO 2024, 2024,
[10] Junctionless nanowire transistors operation at temperatures down to 4.2K
Trevisoli, Renan
de Souza, Michelly
Doria, Rodrigo Trevisoli
Kilchtyska, Valeriya
Flandre, Denis
Pavanello, Marcelo Antonio
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2016, 31 (11)

← 1 2 3 4 5 →