Efficient multistage decimation filter using pipeline/interleaving architectures for digital if receiver

被引：0

作者：

Tecpanecatl-Xihuitl, JL ^{[1
]}

Bayoumi, MA ^{[1
]}

机构：

[1] Univ SW Louisiana, Ctr Adv Comp Studies, Lafayette, LA 70504 USA

来源：

SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS | 2003年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents an efficient multistage decimation filter using a specific decomposition multistage and pipeline/interleaving technique to reduce the amount of multiplications. The multistage decimator filter is an important block on digital IF receivers for advanced dedicated mobile data technology called Mobitex and Ardis networks. The results are presented and compared with current results in the literature. The frequency response shows that the requirements are reached and the amount of multiplications is highly reduced. In each case, we get results with an improvement of 55% and 45% just in the multistage decimation filter. Additionally, using PI techniques we just need a single filter to process the components I, and Q in the IF digital receiver.

引用

页码：25 / 28

页数：4

共 50 条

[31] Hardware efficient FIR filter implementation using subfilters for digital receivers
Vinod, AP
Lai, EMK
Premkumar, AB
Lau, CT
SEVENTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOL 2, PROCEEDINGS, 2003, : 263 - 266
[32] Selected combining for efficient WDM-VLC system using filter-array receiver
Chang, Cheng-Chun
Wu, Chien-Ta
Lee, Kwansik
Woo, Seongsu
Choi, Ho-Gyun
PROCEEDINGS OF THE 2014 9TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA), 2014, : 2195 - +
[33] A 13 bits 4.096 GHz 45 nm CMOS Digital Decimation Filter Chain Using Carry-Save Format Numbers
Huang, Yanxiang
Kapoor, Ajay
Rutten, Robert
de Gyvez, Jose Pineda
2013 NORCHIP, 2013,
[34] Very large scale integration implementation of efficient finite impulse response filter architectures using novel distributed arithmetic for digital channelizer of software defined radio
Bhadavath, Kiran Kumar
Livinsa, Z. Mary
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (03) : 1153 - 1167
[35] Interleaving Different Bandwidth Narrowband Channels in Perfect Reconstruction Cascade Polyphase Filter Banks for Efficient Flexible Variable Bandwidth Filters in Wideband Digital Transceivers
Harris, Fred
Venosa, Elettra
Chen, Xiofei
Dick, Chris
2015 IEEE INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2015, : 1111 - 1116
[36] Area-Efficient 2-D Digital Filter Architectures Possessing Diagonal and Four-Fold Rotational Symmetries
Chen, Pei-Yu
Van, Lan-Da
Reddy, Hari C.
Khoo, I-Hung
2013 9TH INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS AND SIGNAL PROCESSING (ICICS), 2013,
[37] A Systematic Procedure for Deriving Block-Parallel, Power Efficient, Digital Filter Architectures for High-Speed Data Conversion
Argyropoulos, Paraskevas
Lev-Ari, Hanoch
CONFERENCE RECORD OF THE 2014 FORTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2014, : 559 - 562
[38] Design of Area and Power Efficient Digital FIR Filter Using Modified MAC Unit
Kumar, Nithish, V
Nalluri, Koteswara Rao
Lakshminarayanan, G.
2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015,
[39] On the Design of an Energy Efficient Digital IIR A-Weighting Filter Using Approximate Multiplication
Pilipovic, Ratko
Risojevic, Vladimir
Bulic, Patricio
SENSORS, 2021, 21 (03) : 1 - 22
[40] Efficient Emotional Factor Extraction Using Moving Average Filter in Digital Sound and LED Color
Cha, Jaesang
Hong, Seokkee
COMPUTER APPLICATIONS FOR BIO-TECHNOLOGY, MULTIMEDIA, AND UBIQUITOUS CITY, 2012, 353 : 149 - +

← 1 2 3 4 5 →