Mixed-Radix and CORDIC Algorithm for Implementation of FFT

被引:0
|
作者
Sarode, Namrata [1 ]
Atluri, Rajeev [2 ]
Dakhole, P. K. [3 ]
机构
[1] Yeshwantrao Chavan Coll Engn, MTech Elect Engn Dept VLSI Design, Nagpur, Maharashtra, India
[2] Natl Inst Technol Warangal, MTech Elect & Commun Engn Dept Elect Instrumentat, Warangal, Telangana, India
[3] Yeshwantrao Chavan Coll Engn, Dept Elect Engn, Nagpur, Maharashtra, India
关键词
Fast Fourier transform (FFT); CORDIC; Mixed Radix Multipath Delay Feedback (MRMDF);
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The Fast Fourier Transform (FFT) is an efficient algorithm to compute the Discrete Fourier Transform (DFT) which exploits symmetry and periodicity in the DFT. Because of its efficiency, the algorithm is implemented in many Digital Signal Processing (DSP) applications and hardware platforms for real-time applications. FFT applications also include spectrum analysis, speech processing and filter designs where filter coefficients are determined according to the frequency of the filter. In this paper, a 128-point FFT is designed by employing mixed-radix number representation to effectively reduce the number of additions and multiplications. In addition, the computational complexity of twiddle factors (essentially involving the sine and cosine trigonometric computations) in butterfly operations of FFT is reduced by using CORDIC module, to confine the multiplication operations to simple addition and shift operations.
引用
收藏
页码:1628 / 1634
页数:7
相关论文
共 50 条
  • [41] Mixed-radix Naccache–Stern encryption
    Rémi Géraud
    David Naccache
    Journal of Cryptographic Engineering, 2019, 9 : 277 - 282
  • [42] FPGA implementation of high-performance, resource-efficient Radix-16 CORDIC rotator based FFT algorithm
    Changela, Ankur
    Zaveri, Mazad
    Verma, Deepak
    INTEGRATION-THE VLSI JOURNAL, 2020, 73 : 89 - 100
  • [43] A low-power VLSI architecture for a shared-memory FFT processor with a mixed-radix algorithm and a simple memory control scheme
    Lee, Shuenn-Yuh
    Chen, Chia-Chyang
    Lee, Chyh-Chyang
    Cheng, Chih-Jen
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 157 - +
  • [44] ASIC Implementation of High Performance Radix-8 CORDIC Algorithm
    Changela, Ankur
    Zaveri, Mazad
    Lakhlani, Anurag
    2018 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2018, : 699 - 705
  • [45] Mixed-radix Naccache-Stern encryption
    Geraud, Remi
    Naccache, David
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2019, 9 (03) : 277 - 282
  • [46] Spectral transforms of mixed-radix MVL functions
    Thornton, MA
    33RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2003, : 329 - 333
  • [47] FPGA Implementation of a Novel Area Efficient FFT Scheme Using Mixed Radix FFT
    Thilagavathy, R.
    Settivari, Susmitha
    Venkataramani, B.
    Bhaskar, M.
    VLSI DESIGN AND TEST, 2017, 711 : 75 - 80
  • [48] CONFLICT-FREE PARALLEL ACCESS SCHEME FOR MIXED-RADIX FFT SUPPORTING I/O PERMUTATIONS
    Sorokin, Harri
    Takala, Jarmo
    2011 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, 2011, : 1709 - 1712
  • [49] Efficient VLSI implementation of radix-8 FFT algorithm
    Royal Inst of Technology, Stockholm, Sweden
    IEEE Pac RIM Conf Commun Comput Signal Process Proc, (468-471):
  • [50] Design of High-Throughput Mixed-Radix MDF FFT Processor for IEEE 802.11.3c
    Tang, Jun-Feng
    Li, Xiao-Jin
    Zhang, Gang
    Lai, Zong-Sheng
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1542 - 1544