A Review on Solder Reflow and Flux Application for Flip Chip

被引：2
|
作者：
Suppiah, Sarveshvaran [1 ]
Ong, Nestor Rubio [2 ]
Sauli, Zaliman [1 ]
Sarukunaselan, Karunavani [1 ]
Alcain, Jesselyn Barro [2 ]
Visvanathan, Susthitha Menon [3 ]
Retnasamy, Vithyacharan [1 ]
机构：
[1] Univ Malaysia Perlis, Sch Microelect Engn, Kampus Alam, Arau 02600, Perlis, Malaysia
[2] Univ Santo Tomas, Fac Engn, Manila, Philippines
[3] UKM, Inst Microengn & Nanoelect IMEN, Ukm Bangi 43600, Selangor, Malaysia
来源：
3RD ELECTRONIC AND GREEN MATERIALS INTERNATIONAL CONFERENCE 2017 (EGM 2017) | 2017年 / 1885卷
关键词：
D O I：
10.1063/1.5002458
中图分类号：
X [环境科学、安全科学];
学科分类号：
08 ; 0830 ;
摘要：
This paper encompassed of the evolution and key findings, critical technical challenges, solutions and bonding equipment of solder reflow in flip chip bonding. Upon scrutinizing researches done by others, it can be deduced that peak temperature, time above liquidus, soak temperature, soak time, cooling rate and reflow environment played a vital role in achieving the desired bonding profile. In addition, flux is also needed with the purpose of removing oxides/contaminations on bump surface as well as to promote wetting of solder balls. Electromigration and warpage are the two main challenges faced by solder reflow process which can be overcome by the advancement in under bump metallization (UBM) and substrate technology. The review is ended with a brief description of the current equipment used in solder reflow process.
引用
收藏
页数：7
相关论文
共 50 条
  • [41] FEM modeling of temperature distribution of a flip-chip no-flow underfill package during solder reflow process
    Zhang, ZQ
    Sitaraman, SK
    Wong, CP
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2004, 27 (01): : 86 - 93
  • [42] Solder reflow process induced residual warpage measurement and its influence on reliability of flip-chip electronic packages
    Yang, SY
    Jeon, YD
    Lee, SB
    Paik, KW
    MICROELECTRONICS RELIABILITY, 2006, 46 (2-4) : 512 - 522
  • [43] Time evolution of temperature distribution of a flip-chip no-flow underfill package during solder reflow process
    Zhang, ZQ
    Vorakunpinij, A
    Sitaraman, SK
    Wong, CP
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 443 - 448
  • [44] Flip chip reliability modeling based on solder fatigue as applied to flip chip on laminate assemblies
    Popelar, S
    Roesch, M
    2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 477 - 483
  • [45] Fluxless Sn-Ag solder ball formation for flip-chip application
    Flachsbart, B
    Hsieh, KC
    OPTOELECTRONIC PACKAGING, 1996, 2691 : 54 - 60
  • [46] Reflow flip-chip bonding technology for infrared detectors
    Huang, Yue
    Lin, Chun
    Ye, Zhen-Hua
    Ding, Rui-Jun
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2015, 25 (08)
  • [47] New Cu(TiIrNx) Alloy Films for Solder Bump Flip-Chip Application
    Lin, Chon-Hsin
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (11)
  • [48] Reflow-curable polymer fluxes for flip chip encapsulation
    Capote, M.Albert
    Chu, Sherry
    Zhou, Ligui
    Gao, Bing
    Johnson, R.Wayne
    Proceedings of the International Symposium and Exhibition on Advanced Packaging Materials Processes, Properties and Interfaces, 1998, : 6 - 11
  • [49] Effects of Solder Mask Application Method on The Reliability of An Automotive Flip Chip PBGA Microcontroller
    Sakib, A. R. Nazmus
    Lai, Richard S.
    Shantaram, Sandeep
    PROCEEDINGS OF THE 2019 EIGHTEENTH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2019), 2019, : 1139 - 1145
  • [50] The Effect of Clean and No-clean Flux in Enhancing the Wettability of Eutectic Solder Bump Flip Chip PBGA
    Amin, Nowshad
    Cheah, Ang Ye
    Kornain, Zainudin
    Ahmad, Ibrahim
    ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 388 - +
12345