System-level hazard analysis using the sequence-tree method

被引:8
|
作者
Huang, Hui-Wen [1 ,2 ]
Shih, Chunkuan [1 ]
Yih, Swu [3 ]
Chen, Ming-Huei [2 ]
机构
[1] Natl Tsing Hua Univ, Dept Engn & Sect Sci, Hsinchu, Taiwan
[2] Inst Nucl Energy Res, Tao Yuan 32546, Taiwan
[3] Ching Yun Univ, Dept Comp Sci & Informat Engn, Jung Li City, Taiwan
关键词
D O I
10.1016/j.anucene.2007.07.010
中图分类号
TL [原子能技术]; O571 [原子核物理学];
学科分类号
0827 ; 082701 ;
摘要
A system-level PHA using the sequence-tree method is presented to perform safety-related digital I&C system SSA. The conventional PHA involves brainstorming among experts on various portions of the system to identify hazards through discussions. However, since the conventional PHA is not a systematic technique, the analysis results depend strongly on the experts' subjective opinions. The quality of analysis cannot be appropriately controlled. Therefore, this study presents a system-level sequence tree based PHA, which can clarify the relationship among the major digital I&C systems. This sequence-tree-based technique has two major phases. The first phase adopts a table to analyze each event in SAR Chapter 15 for a specific safety-related I&C system, such as RPS. The second phase adopts a sequence tree to recognize the I&C systems involved in the event, the working of the safety-related systems and how the backup systems can be activated to mitigate the consequence if the primary safety systems fail. The defense-in-depth echelons, namely the Control echelon, Reactor trip echelon, ESFAS echelon and Monitoring and indicator echelon, are arranged to build the sequence-tree structure.. All the related I&C systems, including the digital systems and the analog back-up systems, are allocated in their specific echelons. This system-centric sequence-tree analysis not only systematically identifies preliminary hazards, but also vulnerabilities in a nuclear power plant. Hence, an effective simplified D3 evaluation can also be conducted. (c) 2007 Elsevier Ltd. All rights reserved.
引用
收藏
页码:353 / 362
页数:10
相关论文
共 50 条
  • [1] System-level reliability sensitivity analysis by using weighted average simulation method
    Rashki, Mohsen
    Moghaddam, Mehdi Azhdary
    Miri, Mahmoud
    [J]. QUALITY AND RELIABILITY ENGINEERING INTERNATIONAL, 2019, 35 (06) : 1826 - 1845
  • [2] System-Level Electric Field Exposure Assessment by the Fault Tree Analysis
    Jin, Lijun
    Peng, Chenyi
    Jiang, Tao
    [J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2017, 59 (04) : 1095 - 1102
  • [3] Multi-hazard system-level logit fragility functions
    Reed, D. A.
    Friedland, C. J.
    Wang, S.
    Massarra, C. C.
    [J]. ENGINEERING STRUCTURES, 2016, 122 : 14 - 23
  • [4] System-level MP-SoC Design Space Exploration Using Tree Visualization
    Taghavi, Toktam
    Pimentel, Andy D.
    Thompson, Mark
    [J]. 2009 IEEE/ACM/IFIP 7TH WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2009, : 80 - 88
  • [5] System reliability analysis using component-level and system-level accelerated life testing
    Moustafa, Kassem
    Hu, Zhen
    Mourelatos, Zissimos P.
    Baseski, Igor
    Majcher, Monica
    [J]. RELIABILITY ENGINEERING & SYSTEM SAFETY, 2021, 214
  • [6] Analysis and Optimization of the System-level Simulator
    Liu Fang
    Zhang Shengbing
    Liu Yang
    Zhang Meng
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON INFORMATION AND AUTOMATION (ICIA), 2014, : 1020 - 1024
  • [7] System-level performance analysis in SystemC
    Posadas, H
    Herrera, F
    Sánchez, P
    Villar, E
    Blasco, F
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 378 - 383
  • [8] MoDe: A method for system-level architecture evaluation
    Romberg, J
    Slotosch, O
    Hahn, G
    [J]. FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2003, : 13 - 23
  • [9] A partitioning method for efficient system-level diagnosis
    Jeon, G
    Cho, Y
    [J]. JOURNAL OF SYSTEMS AND SOFTWARE, 2002, 63 (01) : 1 - 16
  • [10] Using system-level timing analysis for the evaluation and synthesis of automotive architectures
    Di Natale, Marco
    Zheng, Wei
    Giusto, Paolo
    [J]. NEXT GENERATION DESIGN AND VERIFICATION METHODOLOGIES FOR DISTRIBUTED EMBEDDED CONTROL SYSTEMS, 2007, : 99 - +