共 50 条
- [1] System-level analysis of fault effects in an automotive environment [J]. 18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 529 - 536
- [2] System-level Timing Feasibility Test for Cyber-physical Automotive Systems [J]. 2016 11TH IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS (SIES), 2016,
- [3] Transformation of SDL specifications for system-level timing analysis [J]. CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2002, : 121 - 126
- [4] Diversely Enumerating System-Level Architectures [J]. 2013 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), 2013,
- [5] Power analysis of system-level on-chip communication architectures [J]. INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 236 - 241
- [6] Evaluation of Architectures for an ASP MPEG-4 decoder using a system-level design methodology [J]. VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 785 - 794
- [8] Timing issues in system-level design [J]. IEEE COMPUTER SOCIETY WORKSHOP ON VLSI '98 - SYSTEM LEVEL DESIGN, PROCEEDINGS, 1998, : 124 - 129
- [9] Early Timing Estimation for System-Level Design Using FPGAs [J]. FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2012, : 271 - 271
- [10] Global critical path: A tool for system-level timing analysis [J]. 2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 783 - +