The EH Model: Early Design Space Exploration of Intermittent Processor Architectures

被引:0
|
作者
Miguel, Joshua San [1 ]
Ganesan, Karthik [2 ]
Badr, Mario [2 ]
Xia, Chunqiu [2 ]
Li, Rose [2 ]
Hsiao, Hsuan [2 ]
Jerger, Natalie Enright [2 ]
机构
[1] Univ Wisconsin, Madison, WI 53706 USA
[2] Univ Toronto, Toronto, ON, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
NONVOLATILE; RETENTION; TIME;
D O I
10.1109/MICR0.2018.00055
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Energy-harvesting devices which operate solely on energy collected from their environment have brought forth a new paradigm of intermittent computing. These devices succumb to frequent power outages that would cause conventional systems to be stuck in a perpetual loop of restarting computation and never making progress. Ensuring forward progress in an intermittent execution model requires saving state in nonvolatile memory (backup) and potentially re-executing from the last saved state upon a power loss (restore). The interplay between spending energy on useful processing and spending energy on these necessary overheads yield unexpected trade-offs. To facilitate early design space exploration, the field of intermittent computing requires better models for 1) generalizing and reasoning about these trade-offs and 2) helping architects and programmers in making early-stage design decisions. We propose the EH model, which characterizes an intermittent system's ability to maximize how much of its available energy is spent on useful processor execution. The model parametrizes the energy costs associated with intermittent execution to allow an intuitive understanding of how forward progress can change. We use the Ell model to explore how forward progress is impacted with the frequency of backups and the energy cost of backups and restores. We validate the Ell model with hardware measurements on an MSP430 and characterize its parameters via simulation. We also demonstrate how architects and programmers can use the model to explore the design space of intermittent processors, derive insights, and model new optimizations that are unique to intermittent processor architectures.
引用
收藏
页码:600 / 612
页数:13
相关论文
共 50 条
  • [21] Design space exploration of HSDPA subsystem algorithms and architectures
    Ge, YQ
    Wellig, A
    Zory, J
    VTC2004-SPRING: 2004 IEEE 59TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-5, PROCEEDINGS, 2004, : 1246 - 1250
  • [22] Efficient Design Space Exploration and Optimization for Electrical Architectures
    Rao, Lei
    SAE INTERNATIONAL JOURNAL OF PASSENGER CARS-ELECTRONIC AND ELECTRICAL SYSTEMS, 2015, 8 (01): : 56 - 59
  • [23] Acceleration Methods for Processor Microarchitecture Design Space Exploration: A Survey
    Wang, Duo
    Liu, Jinglei
    Yan, Mingyu
    Teng, Yihan
    Han, Dengke
    Ye, Xiaochun
    Fan, Dongrui
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2025, 62 (01): : 22 - 57
  • [24] Design Space Exploration of 1-D FFT Processor
    Liu, Shaohan
    Liu, Dake
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2018, 90 (11): : 1609 - 1621
  • [25] Design Space Exploration for an Embedded Processor with Flexible Datapath Interconnect
    Tung Thanh Hoang
    Jalmbrant, Ulf
    Hagopian, Erik Der
    Subramaniyan, Kasyab P.
    Sjalander, Magnus
    Larsson-Edefors, Per
    21ST IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2010,
  • [26] Reconfigurable Grid Alu Processor: Optimization and Design Space Exploration
    Shehan, Basher
    Jahr, Ralf
    Uhrig, Sascha
    Ungerer, Theo
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 71 - 79
  • [27] Design Space Exploration of 1-D FFT Processor
    Shaohan Liu
    Dake Liu
    Journal of Signal Processing Systems, 2018, 90 : 1609 - 1621
  • [28] Design-Space Exploration for CMOS Photonic Processor Networks
    Stojanovic, Vladimir
    Joshi, Ajay
    Batten, Cristopher
    Kwon, Yong-Jin
    Beamer, Scott
    Chen, Sun
    Asanovic, Krste
    2010 CONFERENCE ON OPTICAL FIBER COMMUNICATION OFC COLLOCATED NATIONAL FIBER OPTIC ENGINEERS CONFERENCE OFC-NFOEC, 2010,
  • [29] Communication-Oriented Design Space Exploration for Reconfigurable Architectures
    Bossuet, Lilian
    Gogniat, Guy
    Philippe, Jean-Luc
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2007, (01)
  • [30] Communication costs driven design space exploration for reconfigurable architectures
    Bossuet, L
    Gogniat, G
    Philippe, JL
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 921 - 933