Efficient techniques for modeling chip-level interconnect, substrate and package parasitics

被引：0

作者：

Feldmann, P ^{[1
]}

Kapur, S ^{[1
]}

Long, DE ^{[1
]}

机构：

[1] AT&T Bell Labs, Lucent Technol, Naperville, IL 60566 USA

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS | 1999年

关键词：

D O I：

10.1109/DATE.1999.761158

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Modern IC design requires accurate analysis and modeling of chip-level interconnect the substrate and package parasitics. Traditional approaches for such analyses are computationally expensive. In this paper, we discuss some recent not el schemes for extraction and reduced order modeling that help overcome this computational bottleneck.

引用

页码：418 / 422

页数：5

共 50 条

[41] Chip-Level 1 x 2 Optical Interconnects Using Polymer Vertical Splitter on Silicon Substrate
Chen, Chin-Ta
Shen, Po-Kuan
Zhu, Teng-Zhang
Chang, Chia-Chi
Lin, Shu-Shuan
Zeng, Mao-Yuan
Chiu, Chien-Yu
Hsiao, Hsu-Liang
Lan, Hsiao-Chin
Lee, Yun-Chih
Lin, Yo-Shen
Wu, Mount-Learn
IEEE PHOTONICS JOURNAL, 2014, 6 (02):
[42] Analytical Modeling for Prediction of Chip Package-level Thermal Performance
Liu, Tanya
Iyengar, Madhusudan
Malone, Chris
Goodson, Kenneth E.
2016 15TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2016, : 254 - 261
[43] An efficient method for chip-level statistical capacitance extraction considering process variations with spatial correlation
Zhang, Wangyang
Yu, Wenjian
Wang, Zeyi
Yu, Zhiping
Jiang, Rong
Xiong, Jinjun
2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 497 - +
[44] Modeling for Critical Design and Performance of Wafer Level Chip Scale Package
Liu, Yong
Qian, Qiuxiao
Ring, Matt
Kim, Jihwan
Kinzer, Dan
2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1174 - 1182
[45] A Flexible Neural Network-Based Tool for Package Second Level Interconnect Modeling
Karatoprak, Furkan
Sacin, Ekin Su
Ozese, Doganay
Durgun, Ahmet C.
Baydogan, Mustafa Gokce
Aygun, Kemal
Memioglu, Tolga
2023 IEEE 32ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, EPEPS, 2023,
[46] Planar Microspring-A Novel Compliant Chip-to-Package Interconnect for Wafer-Level Packaging
Liao, E. B.
Tay, Andrew A. O.
Ang, Simon S. T.
Feng, H. H.
Nagarajan, R.
Kripesh, V.
Kumar, R.
Lo, G. Q.
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2009, 32 (02): : 379 - 389
[47] Modeling Techniques for Board Level Drop Test for a Wafer-Level Package
Dhiman, Harpreet S.
Fan, Xuejun
Zhou, Tiao
2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 994 - +
[48] Interconnect and circuit modeling techniques for full-chip power supply noise analysis
Chen, HH
Neely, JS
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1998, 21 (03): : 209 - 215
[49] HIGH TEMPERATURE RESISTANT PROTECTION TAPE FOR PANEL LEVEL EMBEDDED CHIP PACKAGE ON SUBSTRATE
Dong, Lei
Wang, Joann
Sakurai, Aizoh
Han, Xiao
Zou, Wei
Gorrell, Robin
Chen, Benson
Zhu, Jenny
2022 17TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2022,
[50] Design of area-efficient, low-quiescent-current LDOs for chip-level power management
Man, Tsz Yin
Mok, Philip K. T.
Chan, Mansun
2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 61 - 64

← 1 2 3 4 5 →