Efficient techniques for modeling chip-level interconnect, substrate and package parasitics

被引：0

作者：

Feldmann, P ^{[1
]}

Kapur, S ^{[1
]}

Long, DE ^{[1
]}

机构：

[1] AT&T Bell Labs, Lucent Technol, Naperville, IL 60566 USA

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS | 1999年

关键词：

D O I：

10.1109/DATE.1999.761158

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Modern IC design requires accurate analysis and modeling of chip-level interconnect the substrate and package parasitics. Traditional approaches for such analyses are computationally expensive. In this paper, we discuss some recent not el schemes for extraction and reduced order modeling that help overcome this computational bottleneck.

引用

页码：418 / 422

页数：5

共 50 条

[31] Chip-level charged-device modeling and simulation in CMOS integrated circuits
Lee, J
Kim, KW
Huh, Y
Bendix, P
Kang, SM
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (01) : 67 - 81
[32] Statistical Modeling and Analysis of Chip-Level Leakage Power by Spectral Stochastic Method
Shen, Ruijing
Mi, Ning
Tan, Sheldon X. -D.
Cai, Yici
Hong, Xianlong
PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 161 - +
[33] A Modeling Method of Press-Pack IGBT from Chip-level to Module-level
Sun, Shuai
Cui, Meiting
Chen, Zhongyuan
Luo, Xiaodong
Li, Jinyuan
Ren, Huipeng
PROCEEDINGS OF THE 2018 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL, AUTOMATION AND MECHANICAL ENGINEERING (EAME 2018), 2018, 127 : 115 - 120
[34] Effect of oxygen content on reliability of Au-20Sn solder joints for the chip-level package
Wang, Liujue
Xue, Songbai
Liu, Han
Wang, Jianhao
JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2020, 31 (02) : 1411 - 1420
[35] Efficient MIMO DS-UWB Downlink Chip-Level MMSE Equalization Using Subband Adaptive Interference Mitigation Techniques
Hu, Chia-Chang
Liao, Yung-Cheng
IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2012, 61 (08) : 3783 - 3790
[36] Effect of oxygen content on reliability of Au-20Sn solder joints for the chip-level package
Liujue Wang
Songbai Xue
Han Liu
Jianhao Wang
Journal of Materials Science: Materials in Electronics, 2020, 31 : 1411 - 1420
[37] Modeling techniques for substrate coupling for system-on-a-chip
Masoumi, N
Elmasry, MI
Safavi-Naeini, S
ICM 2001: 13TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2001, : 35 - 38
[38] Iterative Block DFE (IBDFE) and IC Techniques Based Chip-level Multiple Access Systems
Al-iesawi, Salah A.
Ahmed, Mohammed Sh.
Salman, Tariq M.
2013 FIRST INTERNATIONAL SCIENTIFIC CONFERENCE ON ELECTRICAL, COMMUNICATION, COMPUTER, POWER, AND CONTROL ENGINEERING (ICECCPCE'13), 2013, : 42 - 45
[39] Novel First-Level Interconnect Techniques for Flip Chip on MEMS Devices
Sutanto, Jemmy
Anand, Sindhu
Patel, Chetan
Muthuswamy, Jit
JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2012, 21 (01) : 132 - 144
[40] Interconnect Reliability Modeling for Lead-Free Fan-Out Chip Scale Package
Chen, Yu-Ren
Shen, G. S.
Yang, Hung-Chun
Chiu, Tz-Cheng
2008 EMAP CONFERENCE PROCEEDINGS, 2008, : 115 - +

← 1 2 3 4 5 →