共 50 条
- [32] Towards Efficient Elastic Parallelism for Deep Learning Processor 2022 IEEE INTL CONF ON PARALLEL & DISTRIBUTED PROCESSING WITH APPLICATIONS, BIG DATA & CLOUD COMPUTING, SUSTAINABLE COMPUTING & COMMUNICATIONS, SOCIAL COMPUTING & NETWORKING, ISPA/BDCLOUD/SOCIALCOM/SUSTAINCOM, 2022, : 363 - 370
- [34] An efficient RTL-based code generation for specified DSP C-compiler MEDIA PROCESSORS 2002, 2002, 4674 : 141 - 149
- [35] An In-Memory Analog Computing Co-Processor for Energy-Efficient CNN Inference on Mobile Devices 2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 188 - 193
- [36] Identifying Compiler and Optimization Options from Binary Code using Deep Learning Approaches 2020 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE MAINTENANCE AND EVOLUTION (ICSME 2020), 2020, : 232 - 242
- [37] An Efficient Hardware Architecture for Activation Function in Deep Learning Processor 2018 IEEE 3RD INTERNATIONAL CONFERENCE ON IMAGE, VISION AND COMPUTING (ICIVC), 2018, : 911 - 918
- [38] Generation of the Single Precision BLAS library for the Parallella platform, with Epiphany co-processor acceleration, using the BLIS framework 2016 IEEE 14TH INTL CONF ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING, 14TH INTL CONF ON PERVASIVE INTELLIGENCE AND COMPUTING, 2ND INTL CONF ON BIG DATA INTELLIGENCE AND COMPUTING AND CYBER SCIENCE AND TECHNOLOGY CONGRESS (DASC/PICOM/DATACOM/CYBERSC, 2016, : 894 - 897
- [40] An FPGA-Based Co-Processor for Spiking Neural Networks with On-Chip STDP-Based Learning 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2157 - 2161