Energy-Efficient Architecture for CNNs Inference on Heterogeneous FPGA

被引:14
|
作者
Spagnolo, Fanny [1 ]
Perri, Stefania [2 ]
Frustaci, Fabio [1 ]
Corsonello, Pasquale [1 ]
机构
[1] Univ Calabria, Dept Informat Modeling Elect & Syst Engn, I-87036 Arcavacata Di Rende, Italy
[2] Univ Calabria, Dept Mech Energy & Management Engn, I-87036 Arcavacata Di Rende, Italy
关键词
convolutional neural networks; heterogeneous FPGAs; embedded systems; DEEP NEURAL-NETWORKS; ACCELERATOR;
D O I
10.3390/jlpea10010001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Due to the huge requirements in terms of both computational and memory capabilities, implementing energy-efficient and high-performance Convolutional Neural Networks (CNNs) by exploiting embedded systems still represents a major challenge for hardware designers. This paper presents the complete design of a heterogeneous embedded system realized by using a Field-Programmable Gate Array Systems-on-Chip (SoC) and suitable to accelerate the inference of Convolutional Neural Networks in power-constrained environments, such as those related to IoT applications. The proposed architecture is validated through its exploitation in large-scale CNNs on low-cost devices. The prototype realized on a Zynq XC7Z045 device achieves a power efficiency up to 135 Gops/W. When the VGG-16 model is inferred, a frame rate up to 11.8 fps is reached.
引用
收藏
页数:17
相关论文
共 50 条
  • [11] Energy-Efficient Optical Network-on-Chip Architecture for Heterogeneous Multicores
    Van Winkle, Scott
    Ditomaso, Dominic
    Kennedy, Matthew
    Kodi, Avinash
    [J]. 2016 IEEE OPTICAL INTERCONNECTS CONFERENCE (OI), 2016, : 62 - 63
  • [12] A Memory-Optimized and Energy-Efficient CNN Acceleration Architecture Based on FPGA
    Chang, Xuepeng
    Pan, Huihui
    Zhang, Dun
    Sun, Qiming
    Lin, Weiyang
    [J]. 2019 IEEE 28TH INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2019, : 2137 - 2141
  • [13] Energy-Efficient Histogram Equalization on FPGA
    Sanny, Andrea
    Yang, Yi-Hua E.
    Prasanna, Viktor K.
    [J]. 2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,
  • [14] Energy-efficient FPGA interconnect design
    Meijer, Maurice
    Krishnan, Rohini
    Bennebrock, Martijn
    [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1377 - +
  • [15] Energy-Efficient Median Filter on FPGA
    Sanny, Andrea
    Prasanna, Viktor K.
    [J]. 2013 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2013,
  • [16] A Heterogeneous and Reconfigurable Embedded Architecture for Energy-Efficient Execution of Convolutional Neural Networks
    Luebeck, Konstantin
    Bringmann, Oliver
    [J]. ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2019, 2019, 11479 : 267 - 280
  • [17] An Energy-Efficient, Fast FPGA Hardware Architecture for OpenCV-Compatible Object Detection
    Brousseau, Braiden
    Rose, Jonathan
    [J]. 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), 2012, : 166 - 173
  • [18] An Energy-Efficient Processing Element Design for Coarse-Grained Reconfigurable Architecture on FPGA
    Su, Lingzhi
    Goh, Wang Ling
    Lan, Jingjing
    Nambiar, Vishnu P.
    Anh Tuan Do
    Bandara, Thilini Kaushalya
    Mohite, Aditi Kulkarni
    Wang, Bo
    [J]. 2022 11TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS (ICCCAS 2022), 2022, : 29 - 33
  • [19] Poster: A fast, scalable, and energy-efficient edge acceleration architecture based on FPGA cluster
    Li, Rengang
    Su, Dongdong
    Kan, Hongwei
    [J]. PROCEEDINGS OF THE 17TH INTERNATIONAL CONFERENCE ON EMERGING NETWORKING EXPERIMENTS AND TECHNOLOGIES, CONEXT 2021, 2021, : 479 - 480
  • [20] An Energy-Efficient Near-Memory Computing Architecture for CNN Inference at Cache Level
    Nouripayam, Masoud
    Prieto, Arturo
    Kishorelal, Vignajeth Kuttuva
    Rodrigues, Joachim
    [J]. 2021 28TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (IEEE ICECS 2021), 2021,