Wireless Interconnects for Inter-tier Communication on 3D ICs

被引:0
|
作者
More, Ankit [1 ]
Taskin, Baris [1 ]
机构
[1] Drexel Univ, Dept Elect & Comp Engn, 3141 Chestnut St, Philadelphia, PA 19104 USA
关键词
INTEGRATED ANTENNAS; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The feasibility of on-chip antennas for inter-tier communication on a 3D integrated circuit (IC) stack is shown for two different 3D integration processes. The on-chip antennas for inter-tier wireless interconnects are proposed to be used in conjunction with through silicon vias (TSVs) for global communication in 3D ICs. A 3D finite element method (FEM) based full wave electro-magnetic analysis of two different 3D IC models is presented: a fully depleted silicon on insulator (FDSOI) oxide-oxide bonding 3D circuit integration technology and a complimentary metal oxide semiconductor (CMOS) silicon on insulator (SoI) Benzocyclobutene (BCB) polymer adhesive bonding 3D circuit integration technology. It is shown that the selected transmitting and receiving antennas provide a strong signal coupling at a radiation frequency of 10GHz for both 3D integration processes. In particular, the transmission gains between the antenna pair are -6.92 dB and -5.23 dB for communication between the first and the third IC tiers of a 3D IC for the oxide-oxide and the BCB polymer adhesive bonding techniques, respectively.
引用
收藏
页码:105 / 108
页数:4
相关论文
共 50 条
  • [21] Exploring Test Opportunities for Memory and Interconnects in 3D ICs
    Taouil, Mottaqiallah
    Lefter, Mihai
    Hamdioui, Said
    2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
  • [22] COMPACT MODELING OF 3D STACKED DIE INTER-TIER MICROFLUIDIC COOLING UNDER NON-UNIFORM HEAT FLUX
    Wan, Zhimin
    Kim, Yoon Jo
    Joshi, Yogendra K.
    INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION - 2012, VOL 9, PTS A AND B, 2013, : 911 - 917
  • [23] Equivalent Circuit Model Extraction for Interconnects in 3D ICs
    Engin, A. Ege
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 1 - 6
  • [24] Interconnects in the third dimension: Design challenges for 3D ICs
    Bernstein, Kerry
    Andry, Paul
    Cann, Jerome
    Emma, Phil
    Greenberg, David
    Haensch, Wilfried
    Ignatowski, Mike
    Koester, Steve
    Magerlein, John
    Puri, Ruchir
    Young, Albert
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 562 - +
  • [25] Hierarchical Optimization of TSV Placement with Inter-Tier Liquid Cooling in 3D-IC MPSoCs
    Mohanram, Sundararaman
    Brenner, David
    Kudithipudi, Dhireesha
    2013 TWENTY NINTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2013, : 7 - 12
  • [26] TRANSIENT COMPACT MODELING OF 3D STACKED DIE INTER-TIER MICROFLUIDIC COOLING UNDER NON-UNIFORM HEAT FLUX
    Wan, Zhimin
    Joshi, Yogendra
    PROCEEDINGS OF THE ASME INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2013, VOL 1, 2014,
  • [27] Routing Optimization of Multi-modal Interconnects In 3D ICs
    Lee, Young-Joon
    Lim, Sung Kyu
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 32 - 39
  • [28] Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration
    Musavvir, Shouvik
    Chatterjee, Anwesha
    Kim, Ryan Gary
    Kim, Dae Hyun
    Pande, Partha Pratim
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (03) : 686 - 699
  • [29] A Design for Testability of Open Defects at Interconnects in 3D Stacked ICs
    Ashikin, Fara
    Hashizume, Masaki
    Yotsuyanagi, Hiroyuki
    Lu, Shyue-Kung
    Roth, Zvi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2018, E101D (08): : 2053 - 2063
  • [30] Optimal Techniques for Assigning Inter-Tier Signals to 3D-Vias with Path Control in a 3DIC
    Neela, Gopi
    Draper, Jeffrey
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 802 - 805