Suppression of stress-induced voiding in copper interconnects

被引:0
|
作者
Oshima, T [1 ]
Hinode, K [1 ]
Yamaguchi, H [1 ]
Aoki, H [1 ]
Torii, K [1 ]
Saito, T [1 ]
Ishikawa, K [1 ]
Noguchi, J [1 ]
Fukui, M [1 ]
Nakamura, T [1 ]
Uno, S [1 ]
Tsugane, K [1 ]
Murata, J [1 ]
Kikushima, K [1 ]
Sekisaka, H [1 ]
Murakami, E [1 ]
Okuyama, K [1 ]
Iwasaki, T [1 ]
机构
[1] Hitachi Ltd, Device Dev Ctr, Ome, Tokyo 1988512, Japan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We studied stress-induced voiding in Cu interconnects in the temperature range below 250degrees C, and found two different voiding modes. One mode occurs inside a via having wide wire above it, and can be suppressed by optimizing the via shape and the via-cleaning process. The other mode occurs under a via having wide wire below it and can be suppressed by increasing the Cu grain size and improving the adhesion of the barrier metal with Cu.
引用
下载
收藏
页码:757 / 760
页数:4
相关论文
共 50 条
  • [21] Stress-induced and electromigration voiding in aluminum interconnects passivated with silicon nitride
    Lee, SH
    Bravman, JC
    Doan, JC
    Lee, S
    Flinn, PA
    Marieb, TN
    JOURNAL OF APPLIED PHYSICS, 2002, 91 (06) : 3653 - 3657
  • [22] Stress relaxation in dual-damascene cu interconnects to suppress stress-induced voiding
    Kawano, M
    Fukase, T
    Yamamoto, Y
    Ito, T
    Yokogawa, S
    Tsuda, H
    Kunimune, Y
    Saitoh, T
    Ueno, K
    Sekine, M
    PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, : 210 - 212
  • [23] Interfacial stress characterization for stress-induced voiding in Cu/Low-k interconnects
    Wang, RCJ
    Chen, LD
    Yen, PC
    Lin, SR
    Chiu, CC
    Wu, K
    Chang-Liao, KS
    IPFA 2005: PROCEEDINGS OF THE 12TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2005, : 96 - 99
  • [24] Lifetime prediction model of stress-induced voiding in Cu/low-κ interconnects
    Yokogawa, Shinji
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (05)
  • [25] The effect of line width on stress-induced voiding in Cu dual damascene interconnects
    Shao, W
    Gan, ZH
    Mhaisalkar, SG
    Chen, Z
    Li, HY
    THIN SOLID FILMS, 2006, 504 (1-2) : 298 - 301
  • [26] Suppression of Stress-Induced Voiding by Controlling Microstructure of Cu Electroplated Films
    Muranaka, Seiji
    Omori, Kazuyuki
    Moriy, Kenichi
    Maekawa, Kazuyoshi
    Shibata, Ryuji
    Suzumura, Naohito
    Kudo, Shuichi
    Fujisawa, Masahiko
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (05)
  • [27] Stress-induced electromigration backflow effect in copper interconnects.
    Ney, David
    Federspiel, Xavier
    Girault, Valerie
    Thomas, Olivier
    Gergaud, Patrice
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2006, 6 (02) : 175 - 180
  • [28] Dynamical X-ray Microscopy Study of Stress-Induced Voiding in Cu Interconnects
    Heim, S.
    Friedrich, D.
    Guttmann, P.
    Rehbein, S.
    Chumakov, D.
    Ritz, Y.
    Schneider, G.
    Schmeisser, D.
    Zschech, E.
    STRESS-INDUCED PHENOMENA IN METALLIZATION, 2009, 1143 : 20 - +
  • [29] Temperature-dependent stress-induced voiding in dual-damascene Cu interconnects
    Wu ZhenYu
    Yang YinTang
    Chai ChangChun
    Li YueJin
    Wang JiaYou
    Liu Jing
    Liu Bin
    MICROELECTRONICS RELIABILITY, 2008, 48 (04) : 578 - 583
  • [30] Stress-induced voiding under vias connected to "narrow" copper lines
    Kouno, T
    Suzuki, T
    Otsuka, S
    Hosoda, T
    Nakamura, T
    Mizushima, Y
    Shiozu, M
    Matsuyama, H
    Shono, K
    Watatani, H
    Ohkura, Y
    Sato, A
    Fukuyama, S
    Miyajima, M
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 195 - 198