Power electronics packaging and miniature using chip-scale packaged power devices

被引:0
|
作者
Liu, XS [1 ]
Lu, GQ [1 ]
机构
[1] Virginia Polytech Inst & State Univ, Ctr Power Elect Syst, Power Elect Packaging Lab, Blacksburg, VA 24061 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present a power electronics packaging technology utilizing chip-scale packaged (CSP) power devices to build three-dimensional integrated power electronics modules (IPEMs). The chip-scale packaging structure, termed Die Dimensional Ball Grid Array (D(2)BGA), eliminates wire bonds by using stacked solder bumps to interconnect power chips. It has the same lateral dimensions as the starting power chip, which makes high-density packaging and module miniature possible. This package enables the power chip to combine excellent thermal transfer, high current handling capability, improved electrical characteristics, and ultra-low profile packaging. In this paper, we introduce the D2BGA power chip-scale package, and present the implementation of these chip-scale packaged power devices in building 30 kW half-bridge power converter modules. The electrical and reliability test results of the packaged devices and the power modules are reported.
引用
收藏
页码:246 / 251
页数:6
相关论文
共 50 条
  • [41] A chip-scale packaged amplifier MMIC using broadband hot-via transitions
    Bessemoulin, A
    Gaessler, C
    Marschall, P
    Quentin, P
    33RD EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2003, : 289 - 292
  • [42] Devices and architectures for photonic chip-scale integration
    Ahn, J.
    Fiorentino, M.
    Beausoleil, R. G.
    Binkert, N.
    Davis, A.
    Fattal, D.
    Jouppi, N. P.
    McLaren, M.
    Santori, C. M.
    Schreiber, R. S.
    Spillane, S. M.
    Vantrease, D.
    Xu, Q.
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2009, 95 (04): : 989 - 997
  • [43] Devices and architectures for photonic chip-scale integration
    J. Ahn
    M. Fiorentino
    R. G. Beausoleil
    N. Binkert
    A. Davis
    D. Fattal
    N. P. Jouppi
    M. McLaren
    C. M. Santori
    R. S. Schreiber
    S. M. Spillane
    D. Vantrease
    Q. Xu
    Applied Physics A, 2009, 95 : 989 - 997
  • [44] Chip-scale packaging meets future design needs
    DiStefano, T
    Fjelstad, J
    SOLID STATE TECHNOLOGY, 1996, 39 (04) : 82 - &
  • [45] Flip-chip flex-circuit packaging for power electronics
    Xiao, Y
    Natarajan, R
    Jain, P
    Barrett, J
    Rymaszewski, EJ
    Gutmann, RJ
    Chow, TP
    ISPSD'01: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2001, : 55 - 58
  • [46] Overview of the DoD needs for power electronics and power electronics packaging
    Electronics Manufacturing, Productivity Facility, Indiannapolis, United States
    Adv Microelectron, 1 (17-19):
  • [47] Failure mechanisms of microbolometer thermal imager sensors using chip-scale packaging
    Elssner, Michael
    Vogt, Holger
    MICROELECTRONICS RELIABILITY, 2015, 55 (9-10) : 1901 - 1905
  • [48] Electro-Thermal Scaling Constrains in Chip-Scale Power Inductors
    Shenai, K.
    Wu, J.
    Cui, H.
    GALLIUM NITRIDE AND SILICON CARBIDE POWER TECHNOLOGIES 2, 2012, 50 (03): : 367 - 375
  • [49] Low-power Circuit Structures for Chip-scale Stimulating Implants
    Lehmann, Torsten
    Jung, Louis
    Moghe, Yashodhan
    Chun, Hosung
    Yang, Yuanyuan
    Alex, Asish Zac
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 312 - 315
  • [50] A Micromachined Wiring Board With Integrated Microinductor for Chip-Scale Power Conversion
    Meyer, Christopher D.
    Bedair, Sarah S.
    Morgan, Brian C.
    Arnold, David P.
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (11) : 6052 - 6063