Power electronics packaging and miniature using chip-scale packaged power devices

被引:0
|
作者
Liu, XS [1 ]
Lu, GQ [1 ]
机构
[1] Virginia Polytech Inst & State Univ, Ctr Power Elect Syst, Power Elect Packaging Lab, Blacksburg, VA 24061 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present a power electronics packaging technology utilizing chip-scale packaged (CSP) power devices to build three-dimensional integrated power electronics modules (IPEMs). The chip-scale packaging structure, termed Die Dimensional Ball Grid Array (D(2)BGA), eliminates wire bonds by using stacked solder bumps to interconnect power chips. It has the same lateral dimensions as the starting power chip, which makes high-density packaging and module miniature possible. This package enables the power chip to combine excellent thermal transfer, high current handling capability, improved electrical characteristics, and ultra-low profile packaging. In this paper, we introduce the D2BGA power chip-scale package, and present the implementation of these chip-scale packaged power devices in building 30 kW half-bridge power converter modules. The electrical and reliability test results of the packaged devices and the power modules are reported.
引用
收藏
页码:246 / 251
页数:6
相关论文
共 50 条
  • [31] Radio Frequency Wireless Power Transfer to Chip-scale Apparatuses
    Gao, Liuqing
    Yang, Yansong
    Brandon, Arakawa
    Postma, Justin
    Gong, Songbin
    2016 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2016,
  • [32] Compact, low-power Chip-Scale Atomic Clock
    DeNatale, J. F.
    Borwick, R. L.
    Tsai, C.
    Stupar, P. A.
    Lin, Y.
    Newgar, R. A.
    Berquist, R. W.
    Zhu, M.
    2008 IEEE/ION POSITION, LOCATION AND NAVIGATION SYMPOSIUM, VOLS 1-3, 2008, : 355 - +
  • [33] Power dissipation in a vertically integrated chip-scale atomic clock
    Kitching, J
    Knappe, S
    Schwindt, PDD
    Shah, V
    Hollberg, L
    Liew, LA
    Moreland, J
    PROCEEDINGS OF THE 2004 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM AND EXPOSITION, 2005, : 781 - 784
  • [34] Power electronics packaging
    Suganuma, Katsuaki
    Song, Jenn-Ming
    Lai, Yi-Shao
    MICROELECTRONICS RELIABILITY, 2015, 55 (12) : 2523 - 2523
  • [35] Reliability of microbolometer thermal imager sensors using chip-scale packaging
    Elssner, Michael
    Vogt, Holger
    EUROSENSORS 2015, 2015, 120 : 1191 - 1196
  • [36] Reliable and Efficient Phosphor-in-Glass-Based Chip-Scale Packaging for High-Power White LEDs
    Zhang, Xiwen
    Liu, Jiaxin
    Liu, Jinglong
    Peng, Yang
    Li, Junjie
    Shi, Tielin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (09) : 4473 - 4477
  • [37] Thermal Evaluation of Chip-Scale Packaged Gallium Nitride Transistors
    Reusch, David
    Strydom, Johan
    Lidow, Alex
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2016, 4 (03) : 738 - 746
  • [38] Thermal Evaluation of Chip-Scale Packaged Gallium Nitride Transistors
    Reusch, David
    Strydom, Johan
    Lidow, Alex
    APEC 2016 31ST ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, 2016, : 587 - 594
  • [39] Investigation of the thermal deformation of a chip-scale packaged optical accelerometer
    Fang, Weidong
    Wang, Chen
    Bai, Jian
    Chen, Jiaxiao
    Yao, Yuan
    Lu, Qianbo
    MEASUREMENT, 2020, 163
  • [40] Investigation of the thermal deformation of a chip-scale packaged optical accelerometer
    Fang, Weidong
    Wang, Chen
    Bai, Jian
    Chen, Jiaxiao
    Yao, Yuan
    Lu, Qianbo
    Measurement: Journal of the International Measurement Confederation, 2021, 163