Unified Compact Model of Soft Breakdown Oxide Degradation and Its Impact on CMOS Circuits Reliability

被引:3
|
作者
Gerrer, Louis [1 ]
Ghibaudo, Gerard [1 ]
Rafik, Mustapha [2 ]
机构
[1] IMEP LAHC Minatec, F-38016 Grenoble, France
[2] STMicroelectronics, Reliabil Dept, F-38926 Crolles, France
关键词
Breakdown evolution; channel debiasing; current partitioning methodology; dielectric breakdown; GATE OXIDE;
D O I
10.1109/TDMR.2011.2181174
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Oxide breakdown (BD) modeling may allow important reliability margin extension since the BD has been shown to be not immediately destructive for circuit operation. BD characterization and understanding are strongly required to implement relevant models, reproducing all BD parameter deviations. Owing to damaged device characterization, we extract empirical laws of BD impact evolution and implement them in the first BD damaged compact model. Parameter variability correlation is explained through measurements and simulations, particularly threshold voltage deviation due to BD. Using our original compact model, we investigate BD impacts on circuit functioning, showing original effects and several improvements of previous studies. Inverter threshold, power consumption increase, BD path location impact, and SRAM cell SNM reduction are examined, demonstrating the ability of our compact model to estimate circuit lifetime extension, including circuit parameter deviations.
引用
收藏
页码:171 / 176
页数:6
相关论文
共 50 条
  • [41] Random variability modeling and its impact on scaled CMOS circuits
    Ye, Yun
    Gummalla, Samatha
    Wang, Chi-Chao
    Chakrabarti, Chaitali
    Cao, Yu
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2010, 9 (3-4) : 108 - 113
  • [42] Random variability modeling and its impact on scaled CMOS circuits
    Yun Ye
    Samatha Gummalla
    Chi-Chao Wang
    Chaitali Chakrabarti
    Yu Cao
    Journal of Computational Electronics, 2010, 9 : 108 - 113
  • [43] Random variability modeling and its impact on scaled CMOS circuits
    School of Electrical, Computer and Energy Engineering , Arizona State University, Tempe, AZ 85287-5706, United States
    J. Comput. Electron., 2009, 3-4 (108-113):
  • [44] Impact of progressive oxide soft breakdown on metal oxide semiconductor parameters: Experiment and modeling
    Gerrer, L.
    Ribes, G.
    Ghibaudo, G.
    Jomaah, J.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2009, 27 (01): : 448 - 452
  • [45] Electric stress-induced degradation of thin oxide layers and its impact on device reliability
    Degraeve, R
    Kaczer, B
    Roussel, P
    Groeseneken, G
    SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 475 - 488
  • [46] Impact of MOSFET gate oxide breakdown on digital circuit operation and reliability
    Kaczer, B
    Degraeve, R
    Rasras, M
    Van de Mieroop, K
    Roussel, PJ
    Groeseneken, G
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (03) : 500 - 506
  • [47] Impact of random soft oxide breakdown on SRAM energy/delay drift
    Wang, Hua
    Miranda, Miguel
    Catthoor, Francky
    Dehaene, Wim
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2007, 7 (04) : 581 - 591
  • [48] Soft Oxide Breakdown Impact on the Functionality of a 40 nm SRAM Memory
    Cheffah, Saad
    Huard, Vincent
    Chevallier, Remy
    Bravaix, Alain
    2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
  • [49] Analysis of thin gate oxide degradation during fabrication of advanced CMOS ULSI circuits
    Kim, SU
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (03) : 731 - 736
  • [50] Fault model for sub-micron CMOS ULSI circuits reliability assessment
    Lisenker, B
    Mitnick, Y
    MICROELECTRONICS RELIABILITY, 2000, 40 (02) : 255 - 265