A GA-based timing-driven placement technique

被引：0

作者：

Yoshikawa, M ^{[1
]}

Terai, H ^{[1
]}

机构：

[1] Ritsumeikan Univ, Dept VLSI Syst Design, Kyoto, Japan

来源：

ICCIMA 2005: SIXTH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND MULTIMEDIA APPLICATIONS, PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Deep-Sub-Micron technology (DSM) of 0.18 micron and below enable the integration of logical circuits having more than 10 million gates. In such a DSM technology, timing constraint has become the dominant factor in the performance of VLSI This paper discusses a novel timing driven placement technique through Genetic Algorithm. The proposed algorithm has a two-level hierarchical structure consisting of outline placement and detail placement. For selection control, new objective functions are introduced for improving interconnect delay, power consumption and chip area. Experimental result shows improvement of 5.8% for interconnect delay, 0.1% for power consumption and 0.8% for chip area.

引用

页码：74 / 79

页数：6

共 50 条

[31] Timing-driven placement for heterogeneous field programmable gate array
Hu, Bo
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 551 - 556
[32] Timing-Driven and Placement-Aware Multibit Register Composition
Seitanidis, Ioannis
Dimitrakopoulos, Giorgos
Mattheakis, Pavlos M.
Masse-Navette, Laurent
Chinnery, David
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (08) : 1501 - 1514
[33] Timing-Driven Placement for FPGA Architectures with Dedicated Routing Paths
Nikolic, Stefan
Zgheib, Grace
Ienne, Paolo
2020 30TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2020, : 153 - 161
[34] An integrated approach to timing-driven synthesis and placement of arithmetic circuits
Shin, K
Kim, T
ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 155 - 158
[35] AN ADAPTIVE TIMING-DRIVEN PLACEMENT FOR HIGH-PERFORMANCE VLSIS
SUTANTHAVIBUL, S
SHRAGOWITZ, E
LIN, RB
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (10) : 1488 - 1498
[36] Timing-Driven Placement for FPGAs with Heterogeneous Architectures and Clock Constraints
Lin, Zhifeng
Xie, Yanyue
Qian, Gang
Chen, Jianli
Wang, Sifei
Yu, Jun
Chang, Yao-Wen
PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1564 - 1569
[37] Individual wire-length prediction with application to timing-driven placement
Liu, QH
Hu, B
Marek-Sadowska, M
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (10) : 1004 - 1014
[38] Fast Congestion-aware Timing-driven Placement for Island FPGA
Zhao, Jinpeng
Zhou, Qiang
Cai, Yici
PROCEEDINGS OF THE 2009 IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2009, : 24 - 27
[39] DREAMPlace 4.0: Timing-driven Global Placement with Momentum-based Net Weighting
Liao, Peiyu
Liu, Siting
Chen, Zhitang
Lv, Wenlong
Lin, Yibo
Yu, Bei
PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 939 - 944
[40] A timing-driven placement algorithm with the Elmore delay model for row-based VLSIs
Koide, T
Wakabayashi, S
Ono, M
Nishimaru, Y
Yoshida, N
INTEGRATION-THE VLSI JOURNAL, 1997, 24 (01) : 53 - 77

← 1 2 3 4 5 →