GaAs-based single electron transistors and logic inverters utilizing Schottky wrap-gate controlled quantum wires and dots

被引:7
|
作者
Kasai, S
Hasegawa, H
机构
[1] Hokkaido Univ, Res Ctr Interface Quantum Elect, Kita Ku, Sapporo, Hokkaido 0608628, Japan
[2] Hokkaido Univ, Grad Sch Elect & Informat Engn, Kita Ku, Sapporo, Hokkaido 0608628, Japan
关键词
single electron transistor (SET); single electron logic inverter; Schottky wrap gate (WPG); GaAs; transfer gain; quantum dot; quantum wire;
D O I
10.1143/JJAP.40.2029
中图分类号
O59 [应用物理学];
学科分类号
摘要
GaAs-based single electron transistors (SETs) and their logic inverters were successfully designed and fabricated using a Schottky wrap-gate (WPG) quantum wire and dot formation technology. Three-gate WPG SETs, which have two tunnel barrier gates and a center gate for a quantum dot-potential control, showed voltage gains larger than unity due to tight dot-potential control of the center WPG. The conductance peak position of the SET could be systematically controlled by changing the tunnel-barrier-control WPG voltages. A resistive-load single electron inverter utilizing a 3-gate WPG SET as a driver and a WPG quantum wire transistor as an active load was fabricated and it showed a proper inverter operation at 1.6 K and realized a logic transfer gain of larger than unity (1.3) for the first time in III-V semiconductor-based SET inverters. A III-V semiconductor-based complimentary inverter utilizing two 3-gate WPG SETs was also successfully fabricated for the first time and the inverter operation was also confirmed at 1.7 K.
引用
收藏
页码:2029 / 2032
页数:4
相关论文
共 50 条
  • [41] Chemical and electrochemical nanofabrication processes for Schottky in-plane gate GaAs single and coupled quantum wire transistors
    Iwaya, M
    Kasai, S
    Okada, N
    Nakamura, J
    Hasegawa, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2000, 39 (7B): : 4651 - 4652
  • [42] VARIABLE WIDTH AND ELECTRON-DENSITY QUANTUM WIRES IN GAAS/ALGAAS WITH ION-IMPLANTED GATES AND A SURFACE SCHOTTKY GATE
    BLAIKIE, RJ
    CLEAVER, JRA
    AHMED, H
    NAKAZATO, K
    APPLIED PHYSICS LETTERS, 1992, 60 (13) : 1618 - 1620
  • [43] Single-electron transistors based on gate-induced Si island for single-electron logic application
    Kim, DH
    Sung, SK
    Kim, KR
    Lee, JD
    Park, BG
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2002, 1 (04) : 170 - 175
  • [44] Single-electron logic based on capacitively coupled double quantum dots
    Yu, L. W.
    Chen, K. J.
    Xu, J.
    Huang, X. F.
    Li, W.
    PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2006, 35 (01): : 188 - 193
  • [45] Silicon-Based Dual-Gate Single-Electron Transistors for Logic Applications
    Lee, Dong Seup
    Yang, Hong-Seon
    Kang, Kwon-Chil
    Lee, Joung-Eob
    Lee, Jung Han
    Park, Sang Hyuk
    Park, Byung-Gook
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (07)
  • [46] Realization of InP-based InGaAs single electron transistors on wires and dots grown by selective MBE
    Grad. Sch. of Electron./Info. Eng., Hokkaido University, Kita-13, Nishi-8, Kita-ku, Sapporo 060-8628, Japan
    不详
    Microelectron Eng, 1 (201-203):
  • [47] Realization of InP-based InGaAs single electron transistors on wires and dots grown by selective MBE
    Muranaka, T
    Okada, H
    Fujikura, H
    Hasegawa, H
    MICROELECTRONIC ENGINEERING, 1999, 47 (1-4) : 201 - 203
  • [48] Parallelized Single-Electron Pumps Based on Gate-Tunable Quantum Dots
    Young-Seok Ghee
    Ye-Hwan Ahn
    Sungguen Ryu
    H.-S. Sim
    Changki Hong
    Bum-Kyu Kim
    Myung-Ho Bae
    Nam Kim
    Journal of the Korean Physical Society, 2019, 75 : 331 - 336
  • [49] Parallelized Single-Electron Pumps Based on Gate-Tunable Quantum Dots
    Ghee, Young-Seok
    Ahn, Ye-Hwan
    Ryu, Sungguen
    Sim, H. -S.
    Hong, Changki
    Kim, Bum-Kyu
    Bae, Myung-Ho
    Kim, Nam
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2019, 75 (04) : 331 - 336
  • [50] Multiple path switching device utilizing size-controlled nano-schottky wrap gates for MDD-based logic circuits
    Kasai, Seiya
    Nakamura, Tatsuya
    Shiratori, Yuta
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2007, 13 (03) : 267 - 277