GaAs-based single electron transistors and logic inverters utilizing Schottky wrap-gate controlled quantum wires and dots

被引:7
|
作者
Kasai, S
Hasegawa, H
机构
[1] Hokkaido Univ, Res Ctr Interface Quantum Elect, Kita Ku, Sapporo, Hokkaido 0608628, Japan
[2] Hokkaido Univ, Grad Sch Elect & Informat Engn, Kita Ku, Sapporo, Hokkaido 0608628, Japan
关键词
single electron transistor (SET); single electron logic inverter; Schottky wrap gate (WPG); GaAs; transfer gain; quantum dot; quantum wire;
D O I
10.1143/JJAP.40.2029
中图分类号
O59 [应用物理学];
学科分类号
摘要
GaAs-based single electron transistors (SETs) and their logic inverters were successfully designed and fabricated using a Schottky wrap-gate (WPG) quantum wire and dot formation technology. Three-gate WPG SETs, which have two tunnel barrier gates and a center gate for a quantum dot-potential control, showed voltage gains larger than unity due to tight dot-potential control of the center WPG. The conductance peak position of the SET could be systematically controlled by changing the tunnel-barrier-control WPG voltages. A resistive-load single electron inverter utilizing a 3-gate WPG SET as a driver and a WPG quantum wire transistor as an active load was fabricated and it showed a proper inverter operation at 1.6 K and realized a logic transfer gain of larger than unity (1.3) for the first time in III-V semiconductor-based SET inverters. A III-V semiconductor-based complimentary inverter utilizing two 3-gate WPG SETs was also successfully fabricated for the first time and the inverter operation was also confirmed at 1.7 K.
引用
收藏
页码:2029 / 2032
页数:4
相关论文
共 50 条
  • [31] Fabrication and characterization of active and sequential circuits utilizing Schottky-wrap-gate-controlled GaAs hexagonal nanowire network structures
    Zhao, Hong-Quan
    Kasai, Seiya
    Hashizume, Tamotsu
    Wu, Nan-Jian
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (07) : 1063 - 1069
  • [32] Study on nonlinear electrical characteristics in GaAs-based three-branch nanowire junctions controlled by Schottky wrap gates
    Kasai, S.
    Nakamura, T.
    Fadzli, S. F. Abd
    Shiratori, Y.
    MICROPROCESSES AND NANOTECHNOLOGY 2007, DIGEST OF PAPERS, 2007, : 494 - 495
  • [33] Fabrication and characterization of a GaAs-based three-terminal nanowire junction device controlled by double Schottky wrap gates
    Nakamura, Tatsuya
    Kasai, Seiya
    Shiratori, Yuta
    Hashizume, Tamotsu
    APPLIED PHYSICS LETTERS, 2007, 90 (10)
  • [34] Electron microscopy of GaAs-based structures with InAs and As quantum dots separated by an AlAs barrier
    Nevedomskiy, V. N.
    Bert, N. A.
    Chaldyshev, V. V.
    Preobrazhenskiy, V. V.
    Putyato, M. A.
    Semyagin, B. R.
    SEMICONDUCTORS, 2013, 47 (09) : 1185 - 1192
  • [35] Electron microscopy of GaAs-based structures with InAs and As quantum dots separated by an AlAs barrier
    V. N. Nevedomskiy
    N. A. Bert
    V. V. Chaldyshev
    V. V. Preobrazhenskiy
    M. A. Putyato
    B. R. Semyagin
    Semiconductors, 2013, 47 : 1185 - 1192
  • [36] Novel single electron memory device using metal nano-dots and Schottky in-plane gate quantum wire transistors
    Okada, H
    Hasegawa, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2001, 40 (4B): : 2797 - 2800
  • [37] Schottky wrap gate control of semiconductor nanowire networks for novel quantum nanodevice-integrated logic circuits utilizing BDD architecture
    Kasai, Seiya
    Nakamura, Tatsuya
    Shiratori, Yuta
    Tamura, Takahiro
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2007, 4 (06) : 1120 - 1132
  • [38] Design and fabrication of GaAs/AlGaAs single electron transistors based on in-plane Schottky gate control of 2DEG
    Tomozawa, H
    Jinushi, K
    Okada, H
    Hashizume, T
    Hasegawa, H
    PHYSICA B, 1996, 227 (1-4): : 112 - 115
  • [39] Basic control characteristics of novel Schottky in-plane and wrap gate structures studied by simulation and transport measurements in GaAs and InGaAs quantum wires
    Okada, H
    Kasai, S
    Fujikura, H
    Hashizume, T
    Hasegawa, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1997, 36 (6B): : 4156 - 4160
  • [40] Design of New Logic Architectures Utilizing Optimized Suspended-Gate Single-Electron Transistors
    Pruvost, Benjamin
    Uchida, Ken
    Mizuta, Hiroshi
    Oda, Shunri
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2010, 9 (04) : 504 - 512