High Speed VLSI Architecture Design Using FFT for 5G Communications

被引：0

作者：

Devi, P. Lakshmi ^{[1
]}

Malipatil, Somashekhar ^{[2
]}

Surekha, P. S. ^{[2
]}

机构：

[1] St Peeters Engn Coll A, Dept Elect & Commun Engn, Hyderabad, Telangana, India

[2] Malla Reddy Engn Coll & Management Sci, Dept Elect & Commun Engn, Medchal, Telangana, India

来源：

INVENTIVE COMPUTATION AND INFORMATION TECHNOLOGIES, ICICIT 2021 | 2022年 / 336卷

关键词：

Coordinate rotation digital computer (CORDIC); FFT; DFT; Xilinx ISE 14.7; Verilog; 5G; VLSI; PROCESSOR;

D O I：

10.1007/978-981-16-6723-7_22

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A high speed FFT processor is designed supporting 16- to 4096-point FFTs and 12- to 2400-point DFTs for 5G, WLAN. The processor is designed for high speed applications and source code is written in Verilog. Synthesis and simulation is done in Xilinx ISE 14.7. The power dissipation is minimized (20.3 mW) and delay is 9.539 ns and further extension is done using CORDIC processor delay is 7.55 ns. In this paper, high speed VLSI Architecture designed using FFT for 5G Communications. The proposed results are compared with the existed work.

引用

页码：297 / 304

页数：8

共 50 条

[1] Reconfigurable Logic Design of CORDIC Based FFT Architecture for 5G Communications
Thiruvengadam, C.
Palanivelan, M.
INTELLIGENT AUTOMATION AND SOFT COMPUTING, 2023, 36 (03): : 2803 - 2818
[2] Design of 5G Wireless Communications in the High-speed Railway Scenario
Duan, Baofeng
Li, Cuiran
Xie, Jianli
2020 IEEE 92ND VEHICULAR TECHNOLOGY CONFERENCE (VTC2020-FALL), 2020,
[3] 5G Communications in High Speed and Metropolitan Railways
Gonzalez-Plaza, Ana
Moreno, Juan
Val, Inaki
Arriola, Aitor
Rodriguez, Pedro M.
Jimenez, Florentino
Briso, Cesar
2017 11TH EUROPEAN CONFERENCE ON ANTENNAS AND PROPAGATION (EUCAP), 2017, : 658 - 660
[4] Optimal VLSI complexity design for high speed pipeline FFT using RNS
Alia, G
Martinelli, E
COMPUTERS & ELECTRICAL ENGINEERING, 1998, 24 (3-4) : 167 - 182
[5] Optimal VLSI complexity design for high speed pipeline FFT using RNS
Alia, G.
Martinelli, E.
Computers and Electrical Engineering, 1998, 24 (3-4): : 167 - 182
[6] High speed transmission at 60 GHz for 5G communications
Lemos Cid, Edgar
Garcia Sanchez, Manuel
Vazquez Alejos, Ana
2015 IEEE INTERNATIONAL SYMPOSIUM ON ANTENNAS AND PROPAGATION & USNC/URSI NATIONAL RADIO SCIENCE MEETING, 2015, : 1007 - 1008
[7] Handover Scheme for 5G Communications on High Speed Trains
El Banna, Rasha
ElAttar, Hussein M.
Aboul-Dahab, Mohamed
2020 FIFTH INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), 2020, : 143 - 149
[8] VLSI design and implementation of a reconfigurable hardware-friendly Polar encoder architecture for emerging high-speed 5G system
Shih, Xin-Yu
Huang, Po-Chun
Chou, Hong-Ru
INTEGRATION-THE VLSI JOURNAL, 2018, 62 : 292 - 300
[9] HIGH SPEED TRAIN COMMUNICATIONS IN 5G: DESIGN ELEMENTS TO MITIGATE THE IMPACT OF VERY HIGH MOBILITY
Noh, Gosan
Hui, Bing
Kim, Ilgyu
IEEE WIRELESS COMMUNICATIONS, 2020, 27 (06) : 98 - 106
[10] High-Throughput and High-Speed Polar-Decoder VLSI-Architecture for 5G New Radio
Shrestha, Rahul
Bansal, Pooja
Srinivasan, Srikant
2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 329 - 334

← 1 2 3 4 5 →