High performance FPGA implementation of Data Encryption Standard

被引:0
|
作者
Abdelwahab, Murtada. M. [1 ]
机构
[1] Univ Gezira, Fac Engn & Technol, Dept Elect Engn, Wad Madani, Sudan
关键词
Encryption; Decryption; FPGA; DES; symmetric;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The proposed cryptographic system represents a compact data encryption algorithm (DEA). The implementation provides a short path of encryption and consists of single round. It used only 303 slice and achieved throughput of 278.282 Mbps. The results are shown in the form of chip area performance and performance/slice. The results are compared graphically with similar encryption implementations and founded very competitive.
引用
收藏
页码:37 / 40
页数:4
相关论文
共 50 条
  • [1] FPGA Implementation of High Speed Triple Data Encryption Standard
    Neelam, Rohit
    Soni, Deepika
    [J]. PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON ICT IN BUSINESS INDUSTRY & GOVERNMENT (ICTBIG), 2016,
  • [2] High Performance Data Encryption with AES Implementation on FPGA
    Chen, Shuang
    Hu, Wei
    Li, Zhenhao
    [J]. 2019 IEEE 5TH INTL CONFERENCE ON BIG DATA SECURITY ON CLOUD (BIGDATASECURITY) / IEEE INTL CONFERENCE ON HIGH PERFORMANCE AND SMART COMPUTING (HPSC) / IEEE INTL CONFERENCE ON INTELLIGENT DATA AND SECURITY (IDS), 2019, : 149 - 153
  • [3] Implementation of high performance Advanced Encryption Standard-128 for WiMAX Application on FPGA
    Ahmad, Rafidah
    Ismail, Widad
    [J]. 2014 IEEE 2ND INTERNATIONAL SYMPOSIUM ON TELECOMMUNICATION TECHNOLOGIES (ISTT), 2014, : 262 - 267
  • [4] FPGA implementation of Data Encryption Standard using time variable permutations
    Oukili, Soufiane
    Bri, Seddik
    [J]. 2015 27TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2015, : 126 - 129
  • [5] An Efficient VLSI Architecture for Data Encryption Standard and its FPGA Implementation
    Pandey, J. G.
    Gurawa, Aanchal
    Nehra, Heena
    Karmakar, A.
    [J]. 2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
  • [6] High Speed Low Cost Implementation of Advanced Encryption Standard on FPGA
    Balamurugan, J.
    Logashanmugam, E.
    [J]. SECOND INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET 2014), 2014, : 371 - 375
  • [7] FPGA Implementation of Advanced Encryption Standard Algorithm
    Kouser, Zabina
    Singhal, Manish
    Joshi, Amit M.
    [J]. 2016 INTERNATIONAL CONFERENCE ON RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2016,
  • [8] FPGA Implementation of Fully Pipelined Advanced Encryption Standard
    Naidu, A. P. Anusha
    Joshi, Poorvi K.
    [J]. 2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 649 - 653
  • [9] An efficient FPGA implementation of advanced encryption standard algorithm
    Wang, SS
    Ni, WS
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 597 - 600
  • [10] An Implementation of Modified Lightweight Advanced Encryption Standard in FPGA
    James, Mary
    Kumar, Deepa S.
    [J]. 1ST GLOBAL COLLOQUIUM ON RECENT ADVANCEMENTS AND EFFECTUAL RESEARCHES IN ENGINEERING, SCIENCE AND TECHNOLOGY - RAEREST 2016, 2016, 25 : 582 - 589