Influence of temperature of storage, write and read operations on multiple level cells NAND flash memories

被引：3
|
作者：
Coutet, Julien [1 ,2 ]
Marc, Francois [2 ]
Dozolme, Flavien [1 ]
Guetard, Romain [1 ]
Janvresse, Aurelien [1 ]
Lebosse, Pierre [2 ]
Pastre, Antonin [2 ]
Clement, Jean-Claude [3 ]
机构：
[1] Thales Commun & Secur SAS, Labege, France
[2] Univ Bordeaux, Lab IMS, Talence, France
[3] Thales Res & Technol, Palaiseau, France
来源：
MICROELECTRONICS RELIABILITY | 2018年 / 88-90卷
关键词：
NAND flash memory; Reliability; Accelerated ageing; Data retention; MLC; RELIABILITY;
D O I：
10.1016/j.microrel.2018.06.088
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents an analysis of the reliability of 20 nm technology NAND Flash memory components based on Multiple Level Cells (MLC). The focus of the study is to assess the influence of temperature during programming, storage and reading operations. In order to reach this goal, several memories were programmed once at many temperatures ranging from -40 degrees C to 85 degrees C, then they have been stored powered off in one case and have been activated in reading in the other case, under different thermal stresses.
引用
收藏
页码：61 / 66
页数：6
相关论文
共 50 条
  • [41] A Temperature Tracking Read Reference Current and Write Voltage Generator for Multi-Level Phase Change Memories
    Johguchi, Koh
    Egami, Toru
    Miyaji, Kousuke
    Takeuchi, Ken
    IEICE TRANSACTIONS ON ELECTRONICS, 2014, E97C (04): : 342 - 350
  • [42] Multilevel dual-channel NAND flash memories with high-speed read and verifying program
    Kim, Jae-Ho
    Lee, Joung-Woo
    Mun, Kyung-Sik
    Kim, Tae Whan
    IEEE NMDC 2006: IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE 2006, PROCEEDINGS, 2006, : 382 - 383
  • [43] Constrained Codes that Mitigate Inter-Cell Interference in Read/Write Cycles for Flash Memories
    Qin, Minghai
    Yaakobi, Eitan
    Siegel, Paul H.
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2014, 32 (05) : 836 - 846
  • [44] On the Design of SSRS and RS Codes for Enhancing the Integrity of Information Storage in NAND Flash Memories
    Achala, G.
    Acharya, U. Shripathi
    Srihari, Pathipati
    IEEE ACCESS, 2023, 11 : 73198 - 73217
  • [45] NVMRA: utilizing NVM to improve the random write operations for NAND-flash-based mobile devices
    Chen, Renhai
    Shen, Zhaoyan
    Ma, Chenlin
    Shao, Zili
    Guan, Yong
    SOFTWARE-PRACTICE & EXPERIENCE, 2016, 46 (09): : 1263 - 1284
  • [46] Enabling 3D NAND Trench Cells for Scaled Flash Memories
    Rachidi, S.
    Ramesh, S.
    Breuil, L.
    Tao, Z.
    Verreck, D.
    Donadio, G. L.
    Arreghini, A.
    Van den Bosch, G.
    Rosmeulen, M.
    2023 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW, 2023, : 121 - 124
  • [47] Write and Read Frequency-Based Word-Line Batch VTH Modulation for 2-D and 3-D-TLC NAND Flash Memories
    Deguchi, Yoshiaki
    Suzuki, Shun
    Takeuchi, Ken
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (10) : 2917 - 2926
  • [48] A flash-aware write buffer scheme to enhance the performance of superblock-based NAND flash storage systems
    Lu, Ning
    Choi, In-Sung
    Kim, Shin-Dug
    MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (03) : 345 - 357
  • [49] New Read Schemes to Reduce Read Disturbance Due to HCI in Full Boosting Channel 3-D NAND Flash Memories
    Jo, Hyungjun
    Shin, Hyungcheol
    2021 SILICON NANOELECTRONICS WORKSHOP (SNW), 2021, : 39 - 40
  • [50] Optimizing read disturb phenomenon with new read scheme by partial-boosting channel in 3-D NAND Flash memories
    Ahn, Sangmin
    Shin, Hyungcheol
    IEICE ELECTRONICS EXPRESS, 2021, 18 (19):
12345