Influence of temperature of storage, write and read operations on multiple level cells NAND flash memories

被引：3
|
作者：
Coutet, Julien [1 ,2 ]
Marc, Francois [2 ]
Dozolme, Flavien [1 ]
Guetard, Romain [1 ]
Janvresse, Aurelien [1 ]
Lebosse, Pierre [2 ]
Pastre, Antonin [2 ]
Clement, Jean-Claude [3 ]
机构：
[1] Thales Commun & Secur SAS, Labege, France
[2] Univ Bordeaux, Lab IMS, Talence, France
[3] Thales Res & Technol, Palaiseau, France
来源：
MICROELECTRONICS RELIABILITY | 2018年 / 88-90卷
关键词：
NAND flash memory; Reliability; Accelerated ageing; Data retention; MLC; RELIABILITY;
D O I：
10.1016/j.microrel.2018.06.088
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents an analysis of the reliability of 20 nm technology NAND Flash memory components based on Multiple Level Cells (MLC). The focus of the study is to assess the influence of temperature during programming, storage and reading operations. In order to reach this goal, several memories were programmed once at many temperatures ranging from -40 degrees C to 85 degrees C, then they have been stored powered off in one case and have been activated in reading in the other case, under different thermal stresses.
引用
收藏
页码：61 / 66
页数：6
相关论文
共 50 条
  • [31] Read Reference Voltage Adaptation for NAND Flash Memories With Neural Networks Based on Sparse Histograms
    Bailon, Daniel Nicolas
    Shavgulidze, Sergo
    Freudenberger, Jurgen
    IEEE ACCESS, 2023, 11 : 56801 - 56811
  • [32] Read disturb on flash memories: Study on temperature annealing effect
    Cola, L.
    De Tomasi, M.
    Vaion, R. Enrici
    Mervic, A.
    Zabberoni, P.
    MICROELECTRONICS RELIABILITY, 2012, 52 (9-10) : 1803 - 1807
  • [33] A Novel Read Scheme Using GIDL Current to Suppress Read Disturbance in 3-D nand Flash Memories
    Jo, Hyungjun
    Kim, Jongwoo
    Shin, Hyungcheol
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (12) : 5151 - 5155
  • [34] Exploiting Process Variation for Write Performance Improvement on NAND Flash Memory Storage Systems
    Shi, Liang
    Di, Yejia
    Zhao, Mengying
    Xue, Chun Jason
    Wu, Kaijie
    Sha, Edwin H. -M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 334 - 337
  • [35] An Error Correction Method for Neighborhood-Level Errors in NAND Flash Memories
    Kotaki, Shohei
    Kitakami, Masato
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2017, E100A (02) : 653 - 662
  • [36] Dynamic Write-Voltage Design and Read-Voltage Optimization for MLC NAND Flash Memory
    Cai Runbin
    Fang Yi
    Shi Zhifang
    Dai Lin
    Han Guojun
    China Communications, 2024, 21 (12) : 297 - 308
  • [37] Dynamic Write-Voltage Design and Read-Voltage Optimization for MLC NAND Flash Memory
    Cai, Runbin
    Fang, Yi
    Shi, Zhifang
    Dai, Lin
    Han, Guojun
    CHINA COMMUNICATIONS, 2024, : 1 - 12
  • [38] Assimilating Cleaning Operations with Flash-Level Parallelism for NAND Flash-Based Devices
    Wang, Ronghui
    Chen, Zhiguang
    Xiao, Nong
    Zhang, Minxuan
    Dong, Weihua
    2014 IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY (CIT), 2014, : 212 - 219
  • [39] Single and Multiple Cell Upsets in 25-nm NAND Flash Memories
    Bagatin, M.
    Gerardin, S.
    Paccagnella, A.
    Ferlet-Cavrois, V.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (04) : 2675 - 2681
  • [40] Access Characteristic Guided Read and Write Regulation on Flash Based Storage Systems
    Li, Qiao
    Shi, Liang
    Gao, Congming
    Di, Yejia
    Xue, Jason
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (12) : 1663 - 1676
12345