A 1-V CMOS output stage with high linearity

被引：0
|
作者：
Aloisi, W [1 ]
Giustolisi, G [1 ]
Palumbo, G [1 ]
机构：
[1] Univ Catania, DEES, I-95125 Catania, Italy
来源：
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING | 2003年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A CMOS low-voltage output stage based on a push-pull topology is proposed. It is driven by a differential signal and its symmetric topology provides excellent intrinsic linearity. It can work with a power supply as low as I V and when loaded with a 500-Omega resistor it exhibits negligible even harmonic components whilst odd components are maintained well below -20 dB up to 900 mV(pp) of the output signal. Moreover, the output stage includes a simple current control which accurately sets the bias condition.
引用
收藏
页码：225 / 228
页数：4
相关论文
共 50 条
  • [31] A 1-V OPERATING 256-KB FULL-CMOS SRAM
    SEKIYAMA, A
    SEKI, T
    NAGAI, S
    IWASE, A
    SUZUKI, N
    HAYASAKA, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (05) : 776 - 782
  • [32] High-CMRR CMOS current output stage
    Centurelli, F
    Pennisi, S
    Trifiletti, A
    ELECTRONICS LETTERS, 2003, 39 (13) : 945 - 946
  • [33] Two 1-V Fully Differential CMOS Switched-Capacitor Amplifiers
    Tsung-Sum Lee
    Chi-Chang Lu
    Circuits, Systems and Signal Processing, 2010, 29 : 195 - 207
  • [34] A 1-V 2GHz VLSI CMOS low noise amplifier
    Taris, T
    Begueret, JB
    Lapuyade, H
    Deval, Y
    2003 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2003, : 123 - 126
  • [35] VERY HIGH LINEARITY TUNABLE OTA IN 5 V-CMOS
    DURHAM, AM
    REDMANWHITE, W
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1993, 140 (03): : 207 - 210
  • [36] A 1-V 15-Bit Audio ΔΣ-ADC in 0.18 μm CMOS
    Liu, Liyuan
    Li, Dongmei
    Chen, Liangdong
    Ye, Yafei
    Wang, Zhihua
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (05) : 915 - 925
  • [37] A 1-V CMOS Receiver Front-End for High-Speed SI-POF Links
    Gimeno, C.
    Aldea, C.
    Celma, S.
    Aznar, F.
    Azcona, C.
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1732 - 1735
  • [38] A Low Power PLL with 1-V Supply Voltage and Two-Stage Ring Oscillator in 180-nm CMOS
    Zeng, Yejuan
    Dai, Yuehua
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (17)
  • [39] A 1-V, self adjusting, 5-MHz CMOS RC-oscillator
    Lasanen, K
    Räisänen-Ruotsalainen, E
    Kostamovaara, J
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 377 - 380
  • [40] 1.2V CMOS output stage with improved drive capability
    Palumbo, G
    ELECTRONICS LETTERS, 1999, 35 (05) : 358 - 359
12345