POWER-DRIVEN MAPPING K-LUT-BASED FPGA CIRCUITS

被引：0

作者：

Bucur, I. ^{[1
]}

Cupcea, N. ^{[1
]}

Stefanescu, C. ^{[1
]}

Surpateanu, A. ^{[1
]}

机构：

[1] Univ Politehn Bucuresti, Dept Comp Sci & Engn, Bucharest, Romania

来源：

CAS: 2009 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS | 2009年

关键词：

spurious switching power; K-feasible cones; optimum depth; optimal area and power;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper is presented a new approach for decreasing the spurious power consumption in K-LUT based FPGA implemented circuits. The approach is based on selective collapsing nodes in a direct acyclic graph (DAG) representing combinational or synchronous sequential circuits. It was used the simulation-based approach that estimates, using Monte Carlo experiment, the spurious switching activity of each net in the circuit. Traversing circuits in topological order, step by step best K-feasible cone are computed at the output of each node. Preserving the best depth of the circuits the mapping stage is done searching to minimize spurious switching power.

引用

页码：435 / 438

页数：4

共 50 条

[31] Heuristics for area minimization in LUT-based FPGA technology mapping
Manohararajah, Valavan
Brown, Stephen D.
Vranesic, Zvonko G.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (11) : 2331 - 2340
[32] Timing/area optimization algorithm for LUT based FPGA technology mapping
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao, 4 (355-360):
[33] ON NOMINAL DELAY MINIMIZATION IN LUT-BASED FPGA TECHNOLOGY MAPPING
CONG, J
DING, YZ
INTEGRATION-THE VLSI JOURNAL, 1994, 18 (01) : 73 - 94
[34] Technology mapping of multi-output function into LUT-based FPGA
Kubica, Marcin
Milik, Adam
Kania, Dariusz
IFAC PAPERSONLINE, 2018, 51 (06): : 107 - 112
[35] Direct mapping of RTL structures onto LUT-based FPGA's
Naseer, AR
Balakrishnan, M
Kumar, A
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (07) : 624 - 631
[36] Enhancing detection of delay faults in FPGA-based circuits by transformations of LUT functions
Krasniewski, A
PROGRAMMABLE DEVICES AND SYSTEMS, 2000, : 129 - 134
[37] Technology mapping for delay-minimization in LUT-based FPGA designs
Peng, YX
Chen, XC
Li, SK
FIFTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN & COMPUTER GRAPHICS, VOLS 1 AND 2, 1997, : 572 - 575
[38] Logic synthesis of low power FSM for LUT-based FPGA
Kubica, Marcin
Kajstura, Krzysztof
Kania, Dariusz
INTERNATIONAL CONFERENCE OF COMPUTATIONAL METHODS IN SCIENCES AND ENGINEERING 2018 (ICCMSE-2018), 2018, 2040
[39] EVALUATION STUDY OF SYSTOLIC ARRAY PROCESSORS OPTIMIZATION AND MAPPING ON k-LUT FPGA DEVICES
Dokouzyannis, Stavros P.
Mokios, Argiris P.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (04)
[40] POWER OPTIMIZATION OF COMBINATIONAL CIRCUITS MAPPED ON LUT-BASED FPGAS
Bucur, Ion
Stefanescu, Costin
Cupcea, Nicolae
Surpateanu, Adrian
Radulescu, Florin
Boicea, Alexandru
ANNALS OF DAAAM FOR 2009 & PROCEEDINGS OF THE 20TH INTERNATIONAL DAAAM SYMPOSIUM, 2009, 20 : 1231 - 1232

← 1 2 3 4 5 →