POWER-DRIVEN MAPPING K-LUT-BASED FPGA CIRCUITS

被引：0

作者：

Bucur, I. ^{[1
]}

Cupcea, N. ^{[1
]}

Stefanescu, C. ^{[1
]}

Surpateanu, A. ^{[1
]}

机构：

[1] Univ Politehn Bucuresti, Dept Comp Sci & Engn, Bucharest, Romania

来源：

CAS: 2009 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS | 2009年

关键词：

spurious switching power; K-feasible cones; optimum depth; optimal area and power;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper is presented a new approach for decreasing the spurious power consumption in K-LUT based FPGA implemented circuits. The approach is based on selective collapsing nodes in a direct acyclic graph (DAG) representing combinational or synchronous sequential circuits. It was used the simulation-based approach that estimates, using Monte Carlo experiment, the spurious switching activity of each net in the circuit. Traversing circuits in topological order, step by step best K-feasible cone are computed at the output of each node. Preserving the best depth of the circuits the mapping stage is done searching to minimize spurious switching power.

引用

页码：435 / 438

页数：4

共 50 条

[21] Timing-Driven Power Optimisation and Power-Driven Timing Optimisation of Combinational Circuits
Mehrotra, Rashmi
English, Tom
Schellekens, Michel
Hollands, Steve
Popovici, Emanuel
JOURNAL OF LOW POWER ELECTRONICS, 2011, 7 (03) : 364 - 380
[22] LUT-Based FPGA Technology Mapping for Reliability
Cong, Jason
Minkovich, Kirill
FPGA 10, 2010, : 288 - 288
[23] LUT-Based FPGA Technology Mapping for Reliability
Cong, Jason
Minkovich, Kirill
PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 517 - 522
[24] Power Optimization through Edge Reduction in LUT-Based FPGA Technology Mapping
Chen, Juanjuan
Wei, Xing
Zhou, Qiang
Cai, Yici
2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1087 - 1091
[25] Power-driven technology mapping using pattern-oriented power modelling
Yeh, C
Chang, CC
Wang, JS
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1999, 146 (02): : 83 - 89
[26] Technology Mapping of FSM Oriented to LUT-Based FPGA
Kubica, Marcin
Kania, Dariusz
APPLIED SCIENCES-BASEL, 2020, 10 (11):
[27] Edge-map: optimal performance driven technology mapping for iterative LUT based FPGA designs
Yang, Honghua
Wong, D.F.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, : 150 - 155
[28] SPFD-based flexible transformation of LUT-based FPGA circuits
Tanaka, K
Yamashita, S
Kambayashi, Y
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (04) : 1038 - 1046
[29] PERFORMANCE MAPPING OF K-LUT BASED FPGAS
Bucur, I. I.
UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN SERIES C-ELECTRICAL ENGINEERING AND COMPUTER SCIENCE, 2007, 69 (02): : 49 - 60
[30] Simulated Annealing applied to LUT-based FPGA Technology Mapping
Nachtigall, Matheus
Ferreira, Paulo, Jr.
Marques, Felipe
PROCEEDINGS OF A SPECIAL SESSION 2017 SIXTEENTH MEXICAN INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE (MICAI): ADVANCES IN ARTIFICIAL INTELLIGENCE, 2017, : 23 - 29

← 1 2 3 4 5 →