Optimization of Performance and Reliability in 3D NAND Flash Memory

被引:16
|
作者
Ouyang, Yingjie [1 ,2 ,3 ]
Xia, Zhiliang [1 ,2 ,3 ]
Yang, Tao [1 ,2 ,3 ]
Shi, Dandan [1 ,2 ,3 ]
Zhou, Wenxi [3 ]
Huo, Zongliang [1 ,2 ,3 ]
机构
[1] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
[2] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China
[3] Yangtze Memory Technol Co Ltd, Wuhan 430205, Peoples R China
关键词
Tunneling; Three-dimensional displays; Flash memories; Dielectric constant; Logic gates; Electron traps; Reliability; Tunnel layer; program; erase speed; threshold voltage shift; 3D NAND flash memory; BANDGAP-ENGINEERED SONOS; BE-SONOS; RETENTION; SIO2;
D O I
10.1109/LED.2020.2987087
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
3D NAND Flash with high storage capacity is in great demand for several technologies, which requires high performance and good reliability at the same time. Therefore, it is proposed to adjust the tunnel layer by changing the first SiO2 (O1) layer thickness near poly Si channel in the tunnel layer based on SiO2/SiOxNy/SiO2 structure. The optimal thickness of O1 layer is found. Under the optimal condition, program speed increased by 19% compared with no O1 layer deposition, though erase speed is slightly decreased by about 7%, the initial threshold voltage shift is improved greatly. Experimental results demonstrate that there are complex mechanisms affected by the dielectric constant, band barrier and equivalent oxide thickness. The optimization of O1 layer is useful towards an understanding of program/erase speed and retention characteristics.
引用
收藏
页码:840 / 843
页数:4
相关论文
共 50 条
  • [21] Study on cell shape in 3D NAND flash memory
    Feng, Wei
    Deng, Ning
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 387 - 390
  • [22] Modeling and Optimization of Advanced 3D NAND Memory
    Saremi, Mehdi
    Pal, Ashish
    Jiang, Liu
    Bazizi, El Mehdi
    Lee, Helen
    Lin, Xi-Wei
    Alexander, Blessy
    Ayyagari-Sangamalli, Buvna
    2020 DEVICE RESEARCH CONFERENCE (DRC), 2020,
  • [23] Reliability of 3D NAND Flash for Future Storage Systems (Invited)
    Goda, Akira
    Muchherla, Kishore Kumar
    Feeley, Peter
    2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
  • [24] Reliability of 3D NAND flash memory with a focus on read voltage calibration from a system aspect
    Papandreou, Nikolaos
    Ioannou, Nikolas
    Parnell, Thomas
    Pletka, Roman
    Stanisavljevic, Milos
    Stoica, Radu
    Tomic, Sasa
    Pozidis, Haralampos
    2019 19TH NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS 2019), 2019,
  • [25] Dependence of Grain Size on the Performance of a Polysilicon Channel TFT for 3D NAND Flash Memory
    Kim, Seung-Yoon
    Park, Jong Kyung
    Hwang, Wan Sik
    Lee, Seung-Jun
    Lee, Ki-Hong
    Pyi, Seung Ho
    Cho, Byung Jin
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2016, 16 (05) : 5044 - 5048
  • [26] Characteristics of Junctionless Charge Trap Flash Memory for 3D Stacked NAND Flash
    Oh, Jinho
    Na, Heedo
    Park, Sunghoon
    Sohn, Hyunchul
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2013, 13 (09) : 6413 - 6415
  • [27] Modeling of Threshold Voltage Distribution in 3D NAND Flash Memory
    Liu, Weihua
    Wu, Fei
    Zhou, Jian
    Zhang, Meng
    Yang, Chengmo
    Lu, Zhonghai
    Wang, Yu
    Xie, Changsheng
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1729 - 1732
  • [28] A Review of Cell Operation Algorithm for 3D NAND Flash Memory
    Park, Jong Kyung
    Kim, Sarah Eunkyung
    APPLIED SCIENCES-BASEL, 2022, 12 (21):
  • [29] Channel Modeling and Quantization Design for 3D NAND Flash Memory
    Wang, Cheng
    Mei, Zhen
    Li, Jun
    Shu, Feng
    He, Xuan
    Kong, Lingjun
    ENTROPY, 2023, 25 (07)
  • [30] Analysis of Residual Stresses Induced in the Confined 3D NAND Flash Memory Structure for Process Optimization
    Jang, Eun-Kyeong
    Kim, Ik-Jyae
    Lee, Cheon An
    Yoon, Chiweon
    Lee, Jang-Sik
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 104 - 108