A Low-Power ASIC Containing 10 Analog-to-Digital Converters and Buffer Memory

被引：0

作者：

Bocharov, Yury ^{[1
]}

Butuzov, Vladimir ^{[1
]}

机构：

[1] Natl Res Nucl Univ, MEPhI Moscow Engn Phys Inst, Dept Micro & Nanoelect, Moscow, Russia

来源：

2015 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON) | 2015年

关键词：

ASIC; analog-to-digital converter; ADC; silicon photomultiplier; SiPM; battery-powered device; CMOS process; SPLIT CAPACITOR ARRAY; SAR ADC; READOUT;

D O I：

暂无

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

Application-specific integrated circuit (ASIC), which has 10 channels containing 10-bit analog-to-digital converter (ADC) in each channel, buffer memory and a precision voltage reference, is presented. It features very low power consumption, which is less than 0.5 mW per channel at the sampling frequency of 100 kHz. ASIC focuses on the use in battery-powered devices. It was designed to use along with analog front-end ASIC for readout and A/D conversion of the signals of silicon photomultiplier (SiPM) arrays. It can also be used in other portable instrumentation and communication equipment. ASIC has been manufactured in 0.35 um CMOS process.

引用

页数：3

共 50 条

[1] Low-power reference buffer for Successive Approximation Register Analog-to-Digital converters
D'Amico, Stefano
Marinaci, Stefano
[J]. 2018 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2018), 2018, : 45 - 48
[2] Digitally Assisted Low-Power Pipelined Analog-to-Digital Converters
Piatak, Ivan
Morozov, Dmitry
Pilipko, Mikhail
[J]. PROCEEDINGS OF THE 2015 IEEE NORTH WEST RUSSIA SECTION YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING CONFERENCE (2015 ELCONRUSNW), 2015, : 254 - 256
[3] Capacitor Scaling for Low-Power Design of Cyclic Analog-to-Digital Converters
Zaare', Maryam
Lotfi, Reza
Maymandi-nejad, Mohammad
[J]. 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1456 - 1459
[4] Low-power implementation of a Comb decimation filter for ΔΣ analog-to-digital converters
Xin, Xiao-ning
Yu, Hai-bin
Yang, Zhi-jia
Lv, Yan
[J]. 2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4, 2006, : 626 - 629
[5] Low-Power Bootstrapped Sample and Hold Circuit for Analog-to-Digital Converters
Nazzal, Tasnim B.
Mahmoud, Soliman A.
[J]. 2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 349 - 352
[6] Trends in the Design of High-speed, Low-power Analog-to-Digital Converters
Furuta, Masanori
Itakura, Tetsuro
[J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2015, : 169 - 171
[7] A low-power reconfigurable analog-to-digital converter
Gulati, K
Lee, HS
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (12) : 1900 - 1911
[8] LOW-POWER ANALOG-TO-DIGITAL CONVERTER AND MULTIPLEXER
KINDLMANN, PJ
GLENDAY, I
[J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1974, IM23 (02) : 149 - 154
[9] A low-power design methodology for high-resolution pipelined analog-to-digital converters
Lotfi, R
Taherzadeh-Sani, M
Azizi, MY
Shoaei, O
[J]. ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 334 - 339
[10] A low-power variable resolution analog-to-digital converter
Aust, C
Ha, DS
[J]. 14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 460 - 463

← 1 2 3 4 5 →