KnapBind: An area-efficient binding algorithm for low-leakage datapaths

被引:14
|
作者
Gopalakrishnan, C [1 ]
Katkoori, S [1 ]
机构
[1] Univ S Florida, Dept Comp Sci & Engn, Tampa, FL 33620 USA
关键词
D O I
10.1109/ICCD.2003.1240935
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Low leakage power datapaths can be synthesized using Multi-Threshold CMOS (MTCMOS) modules. MTCMOS modules can be turned ON or OFF, using sleep signals. The controller in a digital system can be automatically synthesized to generate these sleep signals to turn OFF idle modules, thus minimizing leakage power In order to sustain performance, the sleep transistor needs to be sized to large widths. This leads to a significant area overhead. In this work, we propose a binding algorithm, based on the 0-1 Knapsack algorithm, to selectively bind modules in a datapath to MTCMOS modules, achieving the optimizing leakage power within a given area constraint. We present results for five data dominated DSP circuits, at 100nm technology node.
引用
收藏
页码:430 / 435
页数:6
相关论文
共 50 条
  • [1] Area-Efficient and Low-Leakage Diode String for On-Chip ESD Protection
    Lin, Chun-Yu
    Wu, Po-Han
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (02) : 531 - 536
  • [2] Fast Fourier transform algorithm for low-power and area-efficient implementation
    Oh, JY
    Lim, MS
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2006, E89B (04) : 1425 - 1429
  • [3] An Area-Efficient Euclid Architecture with Low Latency
    Li, Xiao-Chun
    Mao, Jun-Fa
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2006, 1 (3-4): : 221 - 227
  • [4] On area-efficient low power array multipliers
    Wang, YK
    Jiang, YT
    Sha, E
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1429 - 1432
  • [5] Fast Fourier transform processor based on low-power and area-efficient algorithm
    Oh, JY
    Lim, MS
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 198 - 201
  • [6] Vlsi implementation of an area-efficient architecture for the Viterbi algorithm
    Cabrera, C
    Boo, M
    Bruguera, JD
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 623 - 626
  • [7] High-speed, low-leakage integrated circuits: An evolutionary algorithm perspective
    Salomon, Ralf
    Sill, Frank
    JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (5-6) : 321 - 327
  • [8] Low-leakage current, low-area voltage regulator for system-on-a-chip processors
    Fahim, A
    ELECTRONICS LETTERS, 2005, 41 (19) : 1054 - 1055
  • [9] An area-efficient architecture for modified euclid algorithm in RS decoding
    Lim, YJ
    Lee, MH
    2000 IEEE 51ST VEHICULAR TECHNOLOGY CONFERENCE, PROCEEDINGS, VOLS 1-3, 2000, : 632 - 633
  • [10] AREA-EFFICIENT ARCHITECTURES FOR THE VITERBI ALGORITHM .2. APPLICATIONS
    SHUNG, CB
    LIN, HD
    CYPHER, R
    SIEGEL, PH
    THAPAR, HK
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1993, 41 (05) : 802 - 807