Dynamic Power Management for Dark Silicon Multicore Processors

被引:2
|
作者
Garg, Siddharth [1 ]
机构
[1] NYU, Brooklyn, NY 11201 USA
来源
关键词
QUEUING SYSTEM; PERFORMANCE; CORE; ALLOCATION; TASKS;
D O I
10.1016/bs.adcom.2018.03.016
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multicore processors in the dark silicon era will be over-provisioned with multiple cores of different types and will have to satisfy stringent power constraints while maximizing performance. As such, a critical research problem is that of developing new, effective, and scalable run-time dynamic power management techniques and algorithms to effectively make use of the over-provisioned but power-constrained computational resources on a chip. This chapter surveys the state of the art on this subject and dives in-depth into three specific dynamic power management solutions for multicore processors in the dark silicon era.
引用
收藏
页码:171 / 216
页数:46
相关论文
共 50 条
  • [41] Countering power analysis attacks by exploiting characteristics of multicore processors
    Yang, Jianwei
    Dai, Fan
    Wang, Jielin
    Zeng, Jianmin
    Zhang, Zhang
    Han, Jun
    Zeng, Xiaoyang
    IEICE ELECTRONICS EXPRESS, 2018, 15 (07):
  • [42] Low-Power Algorithm for EDZL Scheduling on Multicore Processors
    Piao, Xuefeng
    Kim, Heeheon
    Cho, Yookun
    Han, Sangchul
    Park, Minkyu
    Park, Moonju
    Cho, Seongje
    INFORMATION-AN INTERNATIONAL INTERDISCIPLINARY JOURNAL, 2011, 14 (05): : 1613 - 1628
  • [43] An all Digital Frequency-Locked Loop Immune to Hysteresis Effects for Power Management of Multicore Processors
    Tretz, Christophe
    Guo, Chen
    Jacobowitz, Lawrence
    2010 IEEE INTERNATIONAL SOI CONFERENCE, 2010,
  • [44] CPU Scheduling for Power/Energy Management on Multicore Processors Using Cache Miss and Context Switch Data
    Datta, Ajoy K.
    Patel, Rajesh
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2014, 25 (05) : 1190 - 1199
  • [45] Architectural and Technological Approaches for Efficient Energy Management in Multicore Processors
    Buduleci, Claudiu
    Gellert, Arpad
    Florea, Adrian
    Brad, Remus
    COMPUTERS, 2024, 13 (04)
  • [46] Gedae's automated management of hierarchical memories on multicore processors
    Lundgren, William
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 29 - +
  • [47] Dynamic power management for embedded processors in system-on-chip designs
    You, Daecheol
    Chung, Ki-Seok
    ELECTRONICS LETTERS, 2014, 50 (18) : 1309 - U155
  • [48] Lighting the Dark Silicon by Exploiting Heterogeneity on Future Processors
    Zhang, Ying
    Peng, Lu
    Fu, Xin
    Hu, Yue
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [49] Multicore processors as array processors: Research opportunities
    Cappello, Peter
    IEEE 17th International Conference on Application-Specific Systems, Architectures and Processors, Proceedings, 2006, : 169 - 169
  • [50] A Machine Learning Approach to Mapping Streaming Workloads to Dynamic Multicore Processors
    Micolet, Paul-Jules
    Smith, Aaron
    Dubach, Christophe
    ACM SIGPLAN NOTICES, 2016, 51 (05) : 113 - 122