Design, fabrication, and characterization of electrical and fluidic interconnections for a multi-chip microelectroflumic bench

被引:0
|
作者
Do Suk, S [1 ]
Chang, S [1 ]
Cho, YH [1 ]
机构
[1] Stanford Univ, Dept Mech Engn, Stanford, CA 94305 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present the design, fabrication, and characterization of a multi-chip microelectrofluidic bench, achieving both electrical and fluidic interconnections with a simple, low-loss and low-temperature electrofluidc interconnection method. We design 4-chip microelectrofluidic bench, having three electrical pads and two fluidic I/O ports. Each device chip, having three electrical interconnections and a pair of two fluidic I/O interconnections, can be assembled to the microelectofluidic bench with electrical and fluidic interconnections. In the electrical and fluidic characterization, we measure the electrical resistance of 0.26 Omega/mm in the line and 0.64 +/- 0.58 Omega in the interconnection. Also, we measure the average pressure drop of 13.6 similar to 125.4 Pa/mm with the nonlinearity of 3.1% for the flow-rates of 10 similar to 100 mu l/min in the line and 17Pa with the uncertainty of 65Pa in the interconnection.
引用
收藏
页码:658 / 661
页数:4
相关论文
共 50 条
  • [1] A Multi-chip Microelectrofluidic Bench for Modular Fluidic and Electrical Interconnections
    Chang, Sunghwan
    Suk, Sang Do
    Cho, Young-Ho
    TRANSACTIONS OF THE KOREAN SOCIETY OF MECHANICAL ENGINEERS A, 2006, 30 (04) : 373 - 378
  • [2] Characterization of a multi-chip microelectrofluidic bench for modular fluidic and electric interconnections
    Chang, Sunghwan
    Suk, Sang Do
    Cho, Young-Ho
    SENSORS AND ACTUATORS B-CHEMICAL, 2009, 140 (02) : 342 - 348
  • [3] Process synthesis and design for multi-chip module fabrication
    Pierce, DW
    Realff, MJ
    COMPUTERS & CHEMICAL ENGINEERING, 1996, 20 : S1307 - S1315
  • [4] DESIGN AND FABRICATION OF SILICON HYBRID MULTI-CHIP MODULES
    TRIGG, AD
    GEC JOURNAL OF RESEARCH, 1989, 7 (01): : 16 - 27
  • [5] An improved architecture for the interconnections in a multi-chip CNN system
    Salerno, M
    Sargeni, F
    Bonaiuto, V
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : B143 - B146
  • [6] Analysis of lossy multi-CHIP module interconnections using finite element method
    Kolbehdari, MA
    Sadiku, MNO
    PROCEEDINGS OF THE IEEE SOUTHEASTCON '96: BRINGING TOGETHER EDUCATION, SCIENCE AND TECHNOLOGY, 1996, : 144 - 147
  • [7] ESD characterization of multi-chip RGB LEDs
    Vaccari, S.
    Meneghini, M.
    Griffoni, A.
    Barbisan, D.
    Barbato, M.
    Carraro, S.
    La Grassa, M.
    Meneghesso, G.
    Zanoni, E.
    MICROELECTRONICS RELIABILITY, 2013, 53 (9-11) : 1510 - 1513
  • [8] A Multi-chip SiP Package Design Scheme
    Cai, Tiantian
    Xi, Wei
    Suo, Siliang
    Jian, Ganyang
    Yao, Hao
    Yu, Zhengqiang
    PROCEEDINGS OF 2019 IEEE 8TH JOINT INTERNATIONAL INFORMATION TECHNOLOGY AND ARTIFICIAL INTELLIGENCE CONFERENCE (ITAIC 2019), 2019, : 1889 - 1893
  • [9] Design and Characterization of Power Delivery System for Multi-Chip Package with Embedded Discrete Capacitors
    Cheng, Hung-Hsiang
    Kuo, Chih-Wen
    Pan, Po-Chih
    Chen, Yi-Hua
    Chen, Kuo-Hua
    Li, Li
    Han, Ken
    Cooper, Glenn
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 2179 - 2184
  • [10] Voltage contrast detector for electrical testing of multi-chip substrates
    Golladay, Steven D.
    Microelectronic Engineering, 1990, 12 (1-4) : 97 - 104