Design issues in field programmable gate arrays (FPGAs)

被引：0

作者：

Abd-El-Barr, M ^{[1
]}

Vranesic, Z ^{[1
]}

机构：

[1] Kuwait Univ, Coll Engn & Petr, Dept Elect & Comp Engn, Safat 13060, Kuwait

来源：

ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS | 1999年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we present some of the important design factors and performance issues in the development of Field Programmable Gate Arrays (FPGAs). Emphasis is placed on the design of logic blocks and interconnection resources. We also discuss the possibility of using multiple-valued logic in the design of FPGA logic blocks.

引用

页码：169 / 172

页数：4

共 50 条

[21] Reconfigurable processing with field programmable gate arrays
Fawcett, BK
Watson, J
[J]. INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, 1996, : 293 - 302
[22] Programming Technologies for Field Programmable Gate Arrays
Abbasi, Tanvir Ahmed
Abbasi, Mohammad Usaid
[J]. JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2010, 5 (1-2): : 129 - 143
[23] Special section on field programmable gate arrays
Cong, J
Ebeling, C
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (02) : 186 - 187
[24] ARCHITECTURE OF FIELD-PROGRAMMABLE GATE ARRAYS
ROSE, J
ELGAMAL, A
SANGIOVANNIVINCENTELLI, A
[J]. PROCEEDINGS OF THE IEEE, 1993, 81 (07) : 1013 - 1029
[25] FIELD-PROGRAMMABLE GATE ARRAYS - INTRODUCTION
TRIMBERGER, S
[J]. IEEE DESIGN & TEST OF COMPUTERS, 1992, 9 (03): : 3 - 5
[26] Interconnect Driver Design for Long Wires in Field-Programmable Gate Arrays
Edmund Lee
Guy Lemieux
Shahriar Mirabbasi
[J]. Journal of Signal Processing Systems, 2008, 51 : 57 - 76
[27] FastCaps: A Design Methodology for Accelerating Capsule Network on Field Programmable Gate Arrays
Rahoof, Abdul
Chaturvedi, Vivek
Shafique, Muhammad
[J]. 2023 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, IJCNN, 2023,
[28] Design techniques for a stable operation of cryogenic field-programmable gate arrays
Homulle, Harald
Visser, Stefan
Patra, Bishnu
Charbon, Edoardo
[J]. REVIEW OF SCIENTIFIC INSTRUMENTS, 2018, 89 (01):
[29] Interconnect driver design for long wires in field-programmable gate arrays
Lee, Edmund
Lemieux, Guy
Mirabbasi, Shahriar
[J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2008, 51 (01): : 57 - 76
[30] Interconnect driver design for long wires in field-programmable gate arrays
Lee, Edmund
Lemieux, Guy
Mirabbasi, Shahriar
[J]. 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2006, : 89 - +

← 1 2 3 4 5 →