FastCaps: A Design Methodology for Accelerating Capsule Network on Field Programmable Gate Arrays

被引:1
|
作者
Rahoof, Abdul [1 ]
Chaturvedi, Vivek [1 ]
Shafique, Muhammad [2 ]
机构
[1] Indian Inst Technol Palakkad, Palakkad, India
[2] New York Univ, Abu Dhabi, U Arab Emirates
关键词
Capsule Network; Neural Network Pruning; FPGA; Hardware Accelerator; Deep Learning;
D O I
10.1109/IJCNN54540.2023.10191653
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Capsule Network (CapsNet) has shown significant improvement in understanding the variation in images along with better generalization ability compared to traditional Convolutional Neural Network (CNN). CapsNet preserves spatial relationship among extracted features and apply dynamic routing to efficiently learn the internal connections between capsules. However, due to the capsule structure and the complexity of the routing mechanism, it is non-trivial to accelerate CapsNet performance in its original form on Field Programmable Gate Array (FPGA). Most of the existing works on CapsNet have achieved limited acceleration as they implement only the dynamic routing algorithm on FPGA, while considering all the processing steps synergistically is important for real-world applications of Capsule Networks. Towards this, we propose a novel two-step approach that deploys a full-fledged CapsNet on FPGA. First, we prune the network using a novel Look-Ahead Kernel Pruning (LAKP) methodology that uses the sum of look-ahead scores of the model parameters. Next, we simplify the non-linear operations, reorder loops, and parallelize operations of the routing algorithm to reduce CapsNet hardware complexity. To the best of our knowledge, this is the first work accelerating a full-fledged CapsNet on FPGA. Experimental results on the MNIST and F-MNIST datasets (typical in Capsule Network community) show that the proposed LAKP approach achieves an effective compression rate of 99.26% and 98.84%, and achieves a throughput of 82 FPS and 48 FPS on Xilinx PYNQ-Z1 FPGA, respectively. Furthermore, reducing the hardware complexity of the routing algorithm increases the throughput to 1351 FPS and 934 FPS respectively. As corroborated by our results, this work enables highly performance-efficient deployment of CapsNets on low-cost FPGA that are popular in modern edge devices.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] Design issues in field programmable gate arrays (FPGAs)
    Abd-El-Barr, M
    Vranesic, Z
    [J]. ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 169 - 172
  • [2] Accelerating unstructured finite volume computations on field-programmable gate arrays
    Nagy, Zoltan
    Nemes, Csaba
    Hiba, Antal
    Csik, Arpad
    Kiss, Andras
    Ruszinko, Miklos
    Szolgay, Peter
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2014, 26 (03): : 615 - 643
  • [3] Reconfigurable Computing. Accelerating Computation with Field-Programmable Gate Arrays
    Orozco, Edusmildo
    [J]. SCALABLE COMPUTING-PRACTICE AND EXPERIENCE, 2007, 8 (04): : 437 - 438
  • [5] Design of Sobel Operator Using Field Programmable Gate Arrays
    Alghurair, Dina
    Al-Rawi, Sefwan S.
    [J]. 2013 INTERNATIONAL CONFERENCE ON TECHNOLOGICAL ADVANCES IN ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (TAEECE), 2013, : 589 - 594
  • [6] Field programmable gate arrays in space
    Fernández-León, A
    [J]. IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2003, 6 (04) : 42 - 48
  • [7] Field-programmable gate arrays
    Bhatia, D
    [J]. VLSI DESIGN, 1996, 4 (04) : R1 - R2
  • [8] FIELD-PROGRAMMABLE GATE ARRAYS
    JAY, C
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1993, 17 (07) : 370 - 370
  • [9] Fingerprinting Field Programmable Gate Arrays
    Jyothi, Vinayaka
    Poojari, Ashik
    Stern, Richard
    Karri, Ramesh
    [J]. 2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 337 - 340
  • [10] Field-programmable gate arrays
    Marchal, P
    [J]. COMMUNICATIONS OF THE ACM, 1999, 42 (04) : 57 - 59