A frequency-domain approach for all-digital CMOS ultra wideband receivers

被引:0
|
作者
Lee, HJ [1 ]
Ha, DS [1 ]
Lee, HS [1 ]
机构
[1] Virginia Tech, Dept Elect & Comp Engn, VTVT Lab, Blacksburg, VA 24061 USA
关键词
UWB; UWB receiver; frequency domain; CMOS receiver; rake receiver;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, we propose a new approach to process received signals in the frequency-domain, which opens the possibility for CMOS implementation of all-digital ultra wideband receivers. The key idea for the proposed method is to extract the frequency components of the received signal and to perform signal processing in the frequency domain. The proposed receiver architecture relaxes the speed requirement of analog-to-digital converters and is highly suitable for a multipath rich environment such as UWB. Our simulation results indicate that the proposed receiver improves the SNR by about 3 dB at BER=10(-1) when compared with an analog receiver under multi-path channel conditions.
引用
收藏
页码:86 / 90
页数:5
相关论文
共 50 条
  • [31] Digi-FH-OFDM: An all-digital wideband frequency-hopped OFDM system
    Bora, Amit Sravan
    Singh, Tourangbam Harishore
    Huang, Po-Tsang
    [J]. Physical Communication, 2022, 52
  • [32] Digi-FH-OFDM: An all-digital wideband frequency-hopped OFDM system
    Bora, Amit Sravn
    Singh, Tourangbam Harishore
    Huang, Po-Tsang
    [J]. PHYSICAL COMMUNICATION, 2022, 52
  • [33] Wideband direction-of-arrival estimation using frequency-domain processing approach
    Wang, Hongxia
    Pan, Chengsheng
    [J]. ICIEA 2008: 3RD IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, PROCEEDINGS, VOLS 1-3, 2008, : 1599 - +
  • [34] An all-digital ΣΔ-frequency discriminator of arbitrary order
    Atalla, Essam
    Hegazi, Emad
    Sjoland, Henrik
    Ibrahim, Mohamed Marzouk
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4991 - +
  • [35] Design and Heuristic Optimization of a CMOS LNA for Ultra-Wideband Receivers
    Zandian, Salman
    Khosravi, Hossein
    Bijari, Abolfazl
    [J]. 2019 27TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2019), 2019, : 243 - 248
  • [36] An All-Digital PLL Using Frequency Multiplying/Dividing Number with Decimals in 0.18-μm Digital CMOS
    Watanabe, Takamoto
    Yamauchi, Shigenori
    Terasawa, Tomohito
    [J]. 2008 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM, VOLS 1 AND 2, 2008, : 544 - 549
  • [37] All-digital frequency synthesizer with dual resolutions
    Chau, Yawgeng A.
    Yang, Ying-Yuan
    Chen, Jeng-Fan
    [J]. 2006 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1 AND 2, 2006, : 577 - 580
  • [38] An All-Digital Frequency Locked Loop and its Linearized s-domain Model
    Kirei, Botond Sandor
    Farcas, Calin
    Groza, Robert
    Topa, Marina Dana
    [J]. PROCEEDINGS OF 2017 INTERNATIONAL SYMPOSIUM ELMAR, 2017, : 91 - 94
  • [39] Insights into Wideband Fractional All-Digital PLLs for RF Applications
    Temporiti, Enrico
    Weltin-Wu, Colin
    Baldi, Daniele
    Tonietto, Riccardo
    Svelto, Francesco
    [J]. PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 37 - +
  • [40] An All-Digital PLL with SAR Frequency Locking System in 65nm SOTB CMOS
    Arai, Keita
    Pham, Cong-Kha
    [J]. 2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2016,