共 50 条
- [41] Shrinkage ratio of PDMS and its alignment method for the wafer level process Microsystem Technologies, 2008, 14 : 205 - 208
- [42] DEVELOPMENT OF WAFER PROBE TESTING METHOD AND FEM SIMULATION MODEL IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 455 - +
- [43] New Wafer Alignment Process Using Multiple Vision Method for Industrial Manufacturing ELECTRONICS, 2018, 7 (03):
- [44] A DUAL GRATING ALIGNMENT METHOD INSENSITIVE TO MASK-WAFER GAP VARIATION BULLETIN OF THE JAPAN SOCIETY OF PRECISION ENGINEERING, 1989, 23 (02): : 140 - 145
- [45] New evaluation method of resist coating using heterodyne holographic wafer alignment Yamashita, Kazuhiro, 1600, JJAP, Minato-ku, Japan (33):
- [48] Verification of wafer test process simulation in VLSI manufacturing system and its application IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (06): : 1013 - 1017
- [49] A FINITE ELEMENT SIMULATION METHOD OF PIEZOELECTRIC WAFER ACTIVE SENSORS WITH MECHANICAL ELEMENTS PROCEEDINGS OF THE 2020 15TH SYMPOSIUM ON PIEZOELECTRCITY, ACOUSTIC WAVES AND DEVICE APPLICATIONS (SPAWDA), 2021, : 348 - 352
- [50] THE CHEMICAL STAIN INSPECTION OF POLYSILICON SOLAR CELL WAFER BY THE FUZZY THEORY METHOD INTELLIGENT AUTOMATION AND SOFT COMPUTING, 2013, 19 (03): : 391 - 406