Moire Method for Nanoprecision Wafer-to-Wafer Alignment: Theory, Simulation and Application

被引:0
|
作者
Wang, Chenxi [1 ]
Suga, Tadatomo [1 ]
机构
[1] Univ Tokyo, Sch Engn, Bunkyo Ku, Tokyo 1138656, Japan
来源
2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009) | 2009年
关键词
HIGH-PRECISION ALIGNMENT;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The two dimensional (2D) moire centrosymmetric grating is developed to assist realization of high-precision wafer-to-wafer alignment and non-destructive measurement of misalignments for wafer bonding. Using these moire patterns the misalignments in the order of +/- 64 nm in X-Y axis can be resolved by a simple IR microscopy (5x objective) images. This value can be further improved to sub-10 nm range if the sub-pixel estimation is performed. For current status, the limit of the minimum resolved misalignment using moire gratings is similar to 0.2 nm according to theoretical analysis. It can be applied for not only the future 3D integration of wafer-scale, but also the fabrication of 3D nanostructures and advanced lithography techniques.
引用
收藏
页码:143 / 148
页数:6
相关论文
共 50 条
  • [41] Shrinkage ratio of PDMS and its alignment method for the wafer level process
    Seok Woo Lee
    Seung S. Lee
    Microsystem Technologies, 2008, 14 : 205 - 208
  • [42] DEVELOPMENT OF WAFER PROBE TESTING METHOD AND FEM SIMULATION MODEL
    Liu, D. S.
    Chang, C. M.
    Cheng, K. L.
    Liu, John
    Ho, S. C.
    Tsai, H. Y.
    IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 455 - +
  • [43] New Wafer Alignment Process Using Multiple Vision Method for Industrial Manufacturing
    Kim, Jongwon
    ELECTRONICS, 2018, 7 (03):
  • [44] A DUAL GRATING ALIGNMENT METHOD INSENSITIVE TO MASK-WAFER GAP VARIATION
    UCHIDA, N
    ISHIBASHI, Y
    HIRANO, R
    KIKUIRI, N
    TABATA, M
    BULLETIN OF THE JAPAN SOCIETY OF PRECISION ENGINEERING, 1989, 23 (02): : 140 - 145
  • [45] New evaluation method of resist coating using heterodyne holographic wafer alignment
    Yamashita, Kazuhiro, 1600, JJAP, Minato-ku, Japan (33):
  • [46] Uncertainty Analysis Method Including Influence of Probe Alignment on On-Wafer Calibration Process
    Sakamaki, Ryo
    Horibe, Masahiro
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2019, 68 (06) : 1748 - 1755
  • [47] Experimental method and FE simulation model for evaluation of wafer probing parameters
    Liu, D. S.
    Shih, M. K.
    MICROELECTRONICS JOURNAL, 2006, 37 (09) : 871 - 883
  • [48] Verification of wafer test process simulation in VLSI manufacturing system and its application
    Chikamura, A
    Nakamae, K
    Fujioka, H
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (06): : 1013 - 1017
  • [49] A FINITE ELEMENT SIMULATION METHOD OF PIEZOELECTRIC WAFER ACTIVE SENSORS WITH MECHANICAL ELEMENTS
    Yu, Sun-quan
    Fan, Cheng-guang
    Gao, Bin
    Zhao, Yong
    Yang, Lei
    PROCEEDINGS OF THE 2020 15TH SYMPOSIUM ON PIEZOELECTRCITY, ACOUSTIC WAVES AND DEVICE APPLICATIONS (SPAWDA), 2021, : 348 - 352
  • [50] THE CHEMICAL STAIN INSPECTION OF POLYSILICON SOLAR CELL WAFER BY THE FUZZY THEORY METHOD
    Lin, Chern-Sheng
    Lin, Chih-Wei
    Yang, Shih-Wei
    Lin, Shir-Kuan
    Chiu, Chuang-Chien
    INTELLIGENT AUTOMATION AND SOFT COMPUTING, 2013, 19 (03): : 391 - 406