Accelerating embedded applications using dynamically reconfigurable hardware and evolutionary algorithms

被引：1
|
作者：
Harkin, J [1 ]
McGinnity, TM [1 ]
Maguire, LP [1 ]
机构：
[1] Univ Ulster, Magee Coll, Fac Engn, Intelligent Syst Engn Lab, Derry BT48 7JL, North Ireland
来源：
2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2000年
关键词：
D O I：
10.1109/FPGA.2000.903436
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper the authors propose an Evolutionary Algorithm (EA) approach to hardware-software partitioning and performance estimation of dynamically reconfigurable embedded systems. A demonstrative application is used to show the effectiveness of the use of GAs to achieve hardware-software partitions with maximum speedup.
引用
收藏
页码：321 / 322
页数：2
相关论文
共 50 条
  • [1] New Generation Dynamically Reconfigurable Processor Technology for Accelerating Embedded AI Applications
    Fujii, Taro
    Toi, Takao
    Tanaka, Teruhito
    Togawa, Katsumi
    Kitaoka, Toshiro
    Nishino, Kengo
    Nakamura, Noritsugu
    Nakahara, Hiroki
    Motomura, Masato
    2018 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2018, : 41 - 42
  • [2] Accelerating Cryptographic Applications Using Dynamically Reconfigurable Functional Units
    Trouve, Antoine
    Gauthier, Lovic
    Kando, Takayuki
    Ryder, Benoit
    Pouzols, Sebastien
    Rao, Pradeep
    Yoshimatsu, Norifumi
    Murakami, Kazuaki
    2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 231 - +
  • [3] Mixed hardware/software applications on dynamically reconfigurable hardware
    Ferreira, Joao Canas
    Matos, Jose Silva
    Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 1 : 97 - 100
  • [4] A hardware/software prototyping environment for dynamically reconfigurable embedded systems
    Fleischmann, J
    Buchenrieder, K
    Kress, R
    HARDWARE/SOFTWARE CODESIGN - SIXTH INTERNATIONAL WORKSHOP PROCEEDINGS, 1998, : 105 - 109
  • [5] An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware
    Chen, Tao
    Srinath, Shreesha
    Batten, Christopher
    Suh, G. Edward
    2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2018, : 55 - 67
  • [6] A development support system for applications that use dynamically reconfigurable hardware
    Ferreira, JC
    Matos, JS
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 886 - 890
  • [7] A dynamically adaptive hardware on dynamically reconfigurable processor
    Amano, H
    Jouraku, A
    Anjo, K
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2003, E86B (12) : 3385 - 3391
  • [8] Accelerating matrix product on reconfigurable hardware for image processing applications
    Bensaali, F
    Amira, A
    Bouridane, A
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (03): : 236 - 246
  • [9] Customized kernel execution on reconfigurable hardware for embedded applications
    Hasan, Muhammad Z.
    Sotirios, Sotirios G.
    MICROPROCESSORS AND MICROSYSTEMS, 2009, 33 (03) : 211 - 220
  • [10] Similarity Computation Using Reconfigurable Embedded Hardware
    Perera, Darshika G.
    Li, Kin Fun
    EIGHTH IEEE INTERNATIONAL CONFERENCE ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING, PROCEEDINGS, 2009, : 323 - 329
12345