Controller Free Gaming and Gesture Recognition Via H.264 SoC

被引：0
|
作者：
Zhao, Wei [1 ]
Yuan, Xiaolong [2 ]
Batista, Raul [1 ]
Fan, Jeffrey [1 ]
机构：
[1] Florida Int Univ, Dept Elect & Comp Engn, Miami, FL 33174 USA
[2] Beijing Jiaotong Univ, Sch Elect & Informat Engn, Beijing, Peoples R China
来源：
2010 5TH INTERNATIONAL ICST CONFERENCE ON COMMUNICATIONS AND NETWORKING IN CHINA (CHINACOM) | 2010年
关键词：
H.264; System-on-a-Chip Design; Laplacian Operator; Edge Detection;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Current technologies in video encoding require real time solutions in motion gesture recognition for high definition video. Such needs will be a key determinant in the performance of hands-free video gaming consoles utilizing motion gesture recognition for interactive game play. Software solutions present higher costs due to increased bandwidth and increased processing speeds needed for high integrity video compression. We propose a hardware SoC solution to motion gesture recognition via modifications to motion estimation (ME) and motion vector (MV) modules of H.264 codec to reduce the associated overhead costs of real-time video processing.
引用
收藏
页数：5
相关论文
共 50 条
  • [1] An SoC Integrating an H.264 Encoder with an ISP
    Kim, Eung Sup
    Kim, Seongyoon
    Hyun, GyoungHwan
    Jung, Jinsu
    Rhee, Chae Eun
    Jin, Yongseok
    Lee, Hyuk-Jae
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1936 - 1936
  • [2] A Synchronous DRAM Controller for an H.264/AVC Encoder
    Hyun, Gyounghwan
    Jin, Yongseok
    Jung, Jinsu
    Kim, Seongyoon
    Lee, Hyuk-Jae
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 552 - 555
  • [3] H.264 DECODER SOC ARCHITECTURE BASED ON CO-PROCESSOR
    Zhang, ZhiXun
    Wang, Juan
    Wang, Yongdong
    FRONTIERS OF MANUFACTURING SCIENCE AND MEASURING TECHNOLOGY III, PTS 1-3, 2013, 401 : 1879 - +
  • [4] Design of adaptive deblocking filter for H.264/AVC decoder SOC
    YANG Kun1
    TheJournalofChinaUniversitiesofPostsandTelecommunications, 2009, 16 (01) : 91 - 94
  • [5] Design of adaptive deblocking filter for H.264/AVC decoder SOC
    Yang Kim
    Zhang Chun
    Wang Zhihua
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 109 - +
  • [6] Realization and optimization of H.264 decoder for dual-core soc
    Chen, Jia-Ming
    Chen, Chiu-Ling
    Luo, Jian-Liang
    Cheng, Po-Wen
    Yu, Chia-Hao
    Tseng, Shau-Yin
    Shih, Wei-Kuan
    SIGMAP 2007: PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND MULTIMEDIA APPLICATIONS, 2007, : 309 - +
  • [7] Hardware-software co-implementation of H.264 decoder in SoC
    Inst. of Image Communication and Information Processing, Shanghai Jiaotong Univ., Shanghai 200030, China
    J. Shanghai Jiaotong Univ. Sci., 2006, 3 (335-339):
  • [8] Error-free arithmetic and architecture for H.264
    Wahid, K. A.
    Dimitrov, V. S.
    Badawy, W.
    Jullien, G. A.
    2005 39TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2005, : 703 - 707
  • [9] Hardware-Software Co-implementation of H.264 Decoder in SoC
    杨宇红
    张文军
    熊恋学
    饶振宁
    Journal of Shanghai Jiaotong University(Science), 2006, (03) : 335 - 339
  • [10] A SoC Design and Implementation of H.264 Video Encoding System Based on FPGA
    Li, Zhenni
    Li, Jingjiao
    Zhao, Yue
    Rong, Chaoqun
    Ma, Ji
    2014 SIXTH INTERNATIONAL CONFERENCE ON INTELLIGENT HUMAN-MACHINE SYSTEMS AND CYBERNETICS (IHMSC), VOL 2, 2014, : 321 - 324
12345