Probabilistic Theory for Semi-Blind Oversampling Burst-Mode Clock and Data Recovery Circuits

被引：0
|
作者：
Shastri, Bhavin J. [1 ]
Plant, David V. [1 ]
机构：
[1] McGill Univ, Photon Syst Grp, Dept Elect & Comp Eng, Montreal, PQ H3A 2A7, Canada
来源：
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS | 2010年
关键词：
D O I：
10.1109/MWSCAS.2010.5548587
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
We develop a unified probabilistic theory for phase-locked clock and data recovery circuits (CDRs), CDRs based on N x -oversampling techniques in either the time- or space domain, and burst-mode CDRs built from oversampling CDRs. This theory quantitatively explains the performance of these circuits in terms of the bit error rate.
引用
收藏
页码：161 / 164
页数：4
相关论文
共 50 条
  • [1] Novel 622 Mb/s burst-mode clock and data recovery circuits with muxed oscillators
    Kim, YG
    Lee, CO
    Lee, SW
    Chai, HS
    Ryu, HS
    Choi, WY
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 2003, E86B (11) : 3288 - 3292
  • [2] A multi-band burst-mode clock and data recovery circuit
    Liang, Che-Fu
    Hwu, Sy-Chyuan
    Liu, Shen-Iuan
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (04) : 802 - 810
  • [3] A 2.5Gbps burst-mode clock and data recovery circuit
    Liang, Che-Fu
    Hwu, Sy-Chyuan
    Liu, Shen-Iuan
    [J]. 2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 457 - 460
  • [4] A 10 Gb/s burst-mode clock and data recovery circuit
    顾皋蔚
    朱恩
    林叶
    刘文松
    [J]. Journal of Semiconductors, 2012, 33 (07) : 126 - 130
  • [5] A 10 Gb/s burst-mode clock and data recovery circuit
    Gu Gaowei
    Zhu En
    Lin Ye
    Liu Wensong
    [J]. JOURNAL OF SEMICONDUCTORS, 2012, 33 (07)
  • [6] An implement of Clock Phase Alignment for burst-mode data recovery in GPON
    Lee, Roo-Da
    Choi, Hyun-Kyun
    Kang, Ho-Yong
    Chai, Sang-Hoon
    Lee, Man-Seop
    [J]. 2007 THE JOINT INTERNATIONAL CONFERENCE ON OPTICAL INTERNET AND AUSTRALIAN CONFERENCE ON OPTICAL FIBRE TECHNOLOGY, 2007, : 22 - +
  • [7] a 10 Gbps Burst-Mode Clock and Data Recovery Circuit with Continuous Clock Output
    Yu, Runxiang
    Proietti, Roberto
    Yin, Shuang
    Yoo, S. J. B.
    Kurumida, Junya
    [J]. 2012 International Conference on Photonics in Switching (PS), 2012,
  • [8] A CMOS data and clock recovery macrocell for burst-mode/continuous-mode transmissions
    Yamaoka, N
    Taya, T
    Yoshida, A
    Kamio, M
    Yokoyama, T
    [J]. PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 45 - 48
  • [9] An all-digital semi-blind clock and data recovery system
    Abdallah, Mina
    Eladawy, Ahmed
    Mohieldin, Ahmed
    [J]. MICROELECTRONICS JOURNAL, 2015, 46 (04) : 273 - 284
  • [10] 5/10-Gb/s Burst-Mode Clock and Data Recovery Based on Semiblind Oversampling for PONs: Theoretical and Experimental
    Shastri, Bhavin J.
    Plant, David V.
    [J]. IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2010, 16 (05) : 1298 - 1320
12345