An implement of Clock Phase Alignment for burst-mode data recovery in GPON

被引：0

作者：

Lee, Roo-Da ^{[1
]}

Choi, Hyun-Kyun ^{[2
]}

Kang, Ho-Yong ^{[2
]}

Chai, Sang-Hoon ^{[2
]}

Lee, Man-Seop ^{[1
]}

机构：

[1] Informat & Commun Univ, 119 Munjiro, Taejon 305714, South Korea

[2] ETRI, Daejeon 305350, South Korea

来源：

2007 THE JOINT INTERNATIONAL CONFERENCE ON OPTICAL INTERNET AND AUSTRALIAN CONFERENCE ON OPTICAL FIBRE TECHNOLOGY | 2007年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an implement of a broadband Clock Phase Alignment (CPA) for burst mode data recovery deployed in Passive Optical Networks (PON) which are designed to deliver gigabit data rates to the home. A fast and robust CPA has been designed and demonstrated based on the over-sampling & tap-selection technique that the incoming preamble containing a repeated "1010" bit sequence is sampled with multiple clock phases and selects the phase-tap.

引用

页码：22 / +

页数：2

共 50 条

[1] Performance analysis of burst-mode receivers with clock phase alignment and forward error correction for GPON
Shastri, Bhavin J.
Faucher, Julien
Kheder, Noha
Zeng, Ming
Zicha, Nicholas
Plant, David V.
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 60 (1-2) : 57 - 70
[2] Performance analysis of burst-mode receivers with clock phase alignment and forward error correction for GPON
Bhavin J. Shastri
Julien Faucher
Noha Kheder
Ming Zeng
Nicholas Zicha
David V. Plant
[J]. Analog Integrated Circuits and Signal Processing, 2009, 60 : 57 - 70
[3] A multi-band burst-mode clock and data recovery circuit
Liang, Che-Fu
Hwu, Sy-Chyuan
Liu, Shen-Iuan
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (04) : 802 - 810
[4] A 10 Gb/s burst-mode clock and data recovery circuit
Gu Gaowei
Zhu En
Lin Ye
Liu Wensong
[J]. JOURNAL OF SEMICONDUCTORS, 2012, 33 (07)
[5] A 2.5Gbps burst-mode clock and data recovery circuit
Liang, Che-Fu
Hwu, Sy-Chyuan
Liu, Shen-Iuan
[J]. 2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 457 - 460
[6] A 10 Gb/s burst-mode clock and data recovery circuit
顾皋蔚
朱恩
林叶
刘文松
[J]. Journal of Semiconductors, 2012, 33 (07) : 126 - 130
[7] a 10 Gbps Burst-Mode Clock and Data Recovery Circuit with Continuous Clock Output
Yu, Runxiang
Proietti, Roberto
Yin, Shuang
Yoo, S. J. B.
Kurumida, Junya
[J]. 2012 International Conference on Photonics in Switching (PS), 2012,
[8] Burst-mode clock and data recovery with FEC and fast phase acquisition for burst-error correction in GPONs
Shastri, Bhavin J.
Zeng, Julien Faucher Ming
Plant, David V.
[J]. 2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 93 - 96
[9] A standalone burst-mode receiver with clock and data recovery, clock phase alignment, and RS(255,239) codes for SAC-OCDMA applications
Shastri, Bhavin J.
El-Sahn, Ziad A.
Zeng, Ming
Kheder, Noha
Rusch, Leslie A.
Plant, David V.
[J]. IEEE PHOTONICS TECHNOLOGY LETTERS, 2008, 20 (5-8) : 363 - 365
[10] A CMOS data and clock recovery macrocell for burst-mode/continuous-mode transmissions
Yamaoka, N
Taya, T
Yoshida, A
Kamio, M
Yokoyama, T
[J]. PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 45 - 48

← 1 2 3 4 5 →