A shallow and deep trench isolation process module for RF BiCMOS

被引:2
|
作者
Forsberg, M [1 ]
Johansson, T
Liu, W
Vellaikal, M
机构
[1] Uppsala Univ, Angstrom Lab, SE-75121 Uppsala, Sweden
[2] Ericsson Microelect AB, SE-16481 Kista, Sweden
[3] Appl Mat Inc, Conductor Etch Div, Etch PBG, Sunnyvale, CA 94086 USA
[4] Appl Mat Inc, HDP CVD Prod Unit, Santa Clara, CA 95054 USA
关键词
D O I
10.1149/1.1811596
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
A shallow and deep trench isolation process module for high performance rf bipolar complementary metal-oxide-semiconductor (BiCMOS) is presented in detail. The shallow trench is etched prior to the deep trench, allowing the deep trench to be placed self-aligned to the shallow trench edge. By planarizing the polycrystalline silicon deep trench filling using chemical mechanical polishing (CMP) before etchback, the recess into deep trenches is decreased and polysilicon spacer formation at the active area edges is avoided. The poly CMP is stopped before all polysilicon in the active area is removed, to avoid polysilicon dishing and erosion of oxide on top of nitride on active area. Important issues arising during process development are discussed. Two different slurries were evaluated, which resulted in two different nonuniformities of polysilicon thickness. Nonuniformity transfers partially down to a range of recesses into the deep trenches, but the recesses were much smaller compared to the etchback only. High-density chemical vapor deposition was used for shallow trench filling and a direct shallow trench isolation-CMP process was developed. The feasibility of the process module was demonstrated using a 0.25 mum, 200 mm bipolar double-poly rf process with optional SiGe epi base. Electrical results from completed transistors are presented to verify the function of the module. (C) 2004 The Electrochemical Society.
引用
收藏
页码:G839 / G846
页数:8
相关论文
共 50 条
  • [41] Radiation Hardening by the Modification of Shallow Trench Isolation Process in Partially Depleted SOI MOSFETs
    Peng, Chao
    Hu, Zhiyuan
    En, Yunfei
    Chen, Yiqiang
    Lei, Zhifeng
    Zhang, Zhangang
    Zhang, Zhengxuan
    Li, Bin
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (03) : 877 - 883
  • [42] Wafer bevel shape inducing high defect density in shallow trench isolation process
    Dureuil, V.
    Baltzinger, J-L.
    Tastets, K.
    Vallier, L.
    Wlodarczyk, N.
    Bernaud, O.
    Leroueille, J.
    Mouroux, C.
    2010 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2010, : 213 - 216
  • [43] A manufacturable shallow trench isolation process for sub-0.2um DRAM technologies
    Lien, WY
    Yeh, WG
    Li, CH
    Tu, KC
    Chang, IH
    Chu, HC
    Liaw, WR
    Lee, HF
    Chou, HM
    Chen, CY
    Chi, MH
    2002 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2002, : 11 - 16
  • [44] Improved shallow trench isolation and gate process control using scatterometry based metrology
    Rudolph, P
    Bradford, SM
    Metrology, Inspection, and Process Control for Microlithography XIX, Pts 1-3, 2005, 5752 : 1180 - 1191
  • [45] Enhancement of CMP pad lifetime for shallow trench isolation process using profile simulation
    Lee, Woo-Jin
    Park, Hyung-Soon
    Shin, Heon-Cheol
    CURRENT APPLIED PHYSICS, 2009, 9 : S134 - S137
  • [46] Deep-submicron trench profile control using a magnetron enhanced reactive ion etching system for shallow trench isolation
    Yeon, CK
    You, HJ
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 1998, 16 (03): : 1502 - 1508
  • [47] Deep-submicron trench profile control using a magnetron enhanced reactive ion etching system for shallow trench isolation
    Yeon, Chung-Kyu
    You, Hyuk-Joon
    1998, AVS Science and Technology Society (16):
  • [48] Gate length dependence of the shallow trench isolation leakage current in an irradiated deep submicron NMOSFET
    Liu Zhangli
    Hu Zhiyuan
    Zhang Zhengxuan
    Shao Hua
    Chen Ming
    Bi Dawei
    Ning Bingxu
    Zou Shichang
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (06)
  • [49] 2 GHz RF circuits in BiCMOS process
    Fournier, JM
    Senn, P
    ANALOG CIRCUIT DESIGN: MOST RF CIRCUITS, SIGMA-DELTA CONVERTERS AND TRANSLINEAR CIRCUITS, 1996, : 39 - 61
  • [50] Process optimization of a deep trench isolation structure for high voltage SOI devices
    Zhu Kuiying
    Qian Qinsong
    Zhu Jing
    Sun Weifeng
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (12)