A shallow and deep trench isolation process module for RF BiCMOS

被引:2
|
作者
Forsberg, M [1 ]
Johansson, T
Liu, W
Vellaikal, M
机构
[1] Uppsala Univ, Angstrom Lab, SE-75121 Uppsala, Sweden
[2] Ericsson Microelect AB, SE-16481 Kista, Sweden
[3] Appl Mat Inc, Conductor Etch Div, Etch PBG, Sunnyvale, CA 94086 USA
[4] Appl Mat Inc, HDP CVD Prod Unit, Santa Clara, CA 95054 USA
关键词
D O I
10.1149/1.1811596
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
A shallow and deep trench isolation process module for high performance rf bipolar complementary metal-oxide-semiconductor (BiCMOS) is presented in detail. The shallow trench is etched prior to the deep trench, allowing the deep trench to be placed self-aligned to the shallow trench edge. By planarizing the polycrystalline silicon deep trench filling using chemical mechanical polishing (CMP) before etchback, the recess into deep trenches is decreased and polysilicon spacer formation at the active area edges is avoided. The poly CMP is stopped before all polysilicon in the active area is removed, to avoid polysilicon dishing and erosion of oxide on top of nitride on active area. Important issues arising during process development are discussed. Two different slurries were evaluated, which resulted in two different nonuniformities of polysilicon thickness. Nonuniformity transfers partially down to a range of recesses into the deep trenches, but the recesses were much smaller compared to the etchback only. High-density chemical vapor deposition was used for shallow trench filling and a direct shallow trench isolation-CMP process was developed. The feasibility of the process module was demonstrated using a 0.25 mum, 200 mm bipolar double-poly rf process with optional SiGe epi base. Electrical results from completed transistors are presented to verify the function of the module. (C) 2004 The Electrochemical Society.
引用
收藏
页码:G839 / G846
页数:8
相关论文
共 50 条
  • [1] Characterization of the oxide CMP process for shallow trench isolation based advanced BiCMOS technologies
    Damiano, J
    Tian, H
    Perera, A
    Subramanian, C
    Hayden, J
    Haygood, B
    CHEMICAL MECHANICAL PLANARIZATION IN INTEGRATED CIRCUIT DEVICE MANUFACTURING, 1998, 98 (07): : 52 - 58
  • [2] Bipolar process integration for a 0.25μm BiCMOS SRAM technology using shallow trench isolation
    Tian, H
    Perera, A
    Subramanian, C
    Pham, D
    Damiano, J
    Scott, J
    McNelly, T
    Zaman, R
    Hayden, J
    PROCEEDINGS OF THE 1997 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1997, : 76 - 79
  • [3] Economic evaluation of various shallow trench isolation module options
    Berman, MJ
    Kalpathy-Cramer, J
    Kirchner, E
    CHEMICAL MECHANICAL PLANARIZATION IN IC DEVICE MANUFACTURING III, PROCEEDINGS, 2000, 99 (37): : 22 - 29
  • [4] An application of cathodoluminescence to optimize the shallow trench isolation process
    Mizukoshi, T
    Shibusawa, K
    Yo, S
    Sugie, R
    Ajioka, T
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (04) : 546 - 553
  • [5] OPTIMIZATION OF A SHALLOW TRENCH ISOLATION PROCESS FOR IMPROVED PLANARIZATION
    COOPERMAN, SS
    NASR, AI
    GRULA, GJ
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1995, 142 (09) : 3180 - 3185
  • [6] Scatterometry for shallow trench isolation (STI) process metrology
    Raymond, CJ
    Littau, M
    Markle, R
    Purdy, M
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XV, 2001, 4344 : 716 - 725
  • [7] Wet Etch step modelling to help Shallow Trench Isolation module control
    Roussy, A.
    Gedion, M.
    Crousier, N.
    Pinaton, J.
    Labory, K.
    2011 22ND ANNUAL IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2011,
  • [8] Characterization of Shallow Trench Isolation CMP Process and Its Application
    Li, Helen
    Zhang, ChunLei
    Liu, JinBing
    Liu, ZhengFang
    Chen, Kuang Han
    Gbondo-Tugbawa, Tamba
    Ding, Hua
    Li, Flora
    Lee, Brian
    Gower-Hall, Aaron
    Chiu, Yang-Chih
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY X, 2016, 9781
  • [9] Active corner engineering in the process integration for shallow trench isolation
    Balasubramanian, N
    Johnson, E
    Peidous, IV
    Ming, S
    Sundaresan, R
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2000, 18 (02): : 700 - 705
  • [10] An improved process, metrology and methodology for shallow trench isolation etch
    Gaddam, S
    Baum, C
    2004 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE AND TECHNOLOGY OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2004, : 93 - 97