共 50 条
- [1] Characterization of the oxide CMP process for shallow trench isolation based advanced BiCMOS technologies CHEMICAL MECHANICAL PLANARIZATION IN INTEGRATED CIRCUIT DEVICE MANUFACTURING, 1998, 98 (07): : 52 - 58
- [2] Bipolar process integration for a 0.25μm BiCMOS SRAM technology using shallow trench isolation PROCEEDINGS OF THE 1997 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1997, : 76 - 79
- [3] Economic evaluation of various shallow trench isolation module options CHEMICAL MECHANICAL PLANARIZATION IN IC DEVICE MANUFACTURING III, PROCEEDINGS, 2000, 99 (37): : 22 - 29
- [6] Scatterometry for shallow trench isolation (STI) process metrology METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XV, 2001, 4344 : 716 - 725
- [7] Wet Etch step modelling to help Shallow Trench Isolation module control 2011 22ND ANNUAL IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2011,
- [8] Characterization of Shallow Trench Isolation CMP Process and Its Application DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY X, 2016, 9781
- [9] Active corner engineering in the process integration for shallow trench isolation JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2000, 18 (02): : 700 - 705
- [10] An improved process, metrology and methodology for shallow trench isolation etch 2004 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE AND TECHNOLOGY OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2004, : 93 - 97