An improved process, metrology and methodology for shallow trench isolation etch

被引:3
|
作者
Gaddam, S [1 ]
Baum, C [1 ]
机构
[1] Texas Instruments Inc, Kilby Ctr, KFAB, Dallas, TX 75265 USA
关键词
shallow trench isolation; STI; etch; process improvement; process monitor and control; SPC; scatterometer; metrology;
D O I
10.1109/ASMC.2004.1309543
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper discusses the development of an improved process for shallow trench isolation (STI) etch, the implementation of scatterometer for metrology and a new methodology for improved STI etch process control and monitoring. Cp/Cpk improvement, reduction in or elimination of process related excursions, higher mean time between clean (MTBC), improved tool availability, improved transistor performance and yield that resulted with the implementation of new process and metrology are reported.
引用
收藏
页码:93 / 97
页数:5
相关论文
共 50 条
  • [1] Scatterometry for shallow trench isolation (STI) process metrology
    Raymond, CJ
    Littau, M
    Markle, R
    Purdy, M
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XV, 2001, 4344 : 716 - 725
  • [2] Improved shallow trench isolation and gate process control using scatterometry based metrology
    Rudolph, P
    Bradford, SM
    [J]. Metrology, Inspection, and Process Control for Microlithography XIX, Pts 1-3, 2005, 5752 : 1180 - 1191
  • [3] Process optimization for shallow trench isolation etch using computational models
    Huang, Shuo
    Panneerchelvam, Prem
    Huard, Chad M.
    Sridhar, Shyam
    Ventzek, Peter L. G.
    Smith, Mark D.
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 2023, 41 (05):
  • [4] Virtual Metrology for Prediction of Etch Depth in a Trench Etch Process
    Roeder, Georg
    Schellenberger, Martin
    Pfitzner, Lothar
    Winzer, Sirko
    Jank, Stefan
    [J]. 2013 24TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2013, : 326 - 331
  • [5] OPTIMIZATION OF A SHALLOW TRENCH ISOLATION PROCESS FOR IMPROVED PLANARIZATION
    COOPERMAN, SS
    NASR, AI
    GRULA, GJ
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1995, 142 (09) : 3180 - 3185
  • [6] Sphere defects prevention on Shallow Trench Isolation etch
    Meng, LTD
    Swee, GI
    Bonar, J
    Wei, LY
    Han, H
    Jin, KH
    Wei, PC
    [J]. ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 476 - 478
  • [7] Etch chamber condition-based process control model for shallow trench isolation trench depth control
    Gaddam, S
    Braun, MW
    [J]. 2005 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2005, : 17 - 20
  • [8] Misalignment Study by Etch Induced Silicon Damage in Single Crystal Etch process for Shallow Trench Isolation Structure
    Lee, J. C.
    Lee, S. J.
    Kim, M. J.
    Lee, S. H.
    Oh, K.
    Lee, J. H.
    Kang, M. S.
    Nam, S. W.
    Roh, Y.
    [J]. SOLID STATE TOPICS (GENERAL) - 218TH ECS MEETING, 2011, 33 (31): : 53 - 58
  • [9] Feasibility Evaluation of Virtual Metrology for the Example of a Trench Etch Process
    Roeder, Georg
    Winzer, Sirko
    Schellenberger, Martin
    Jank, Stefan
    Pfitzner, Lothar
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2014, 27 (03) : 327 - 334
  • [10] In-situ shallow trench isolation etch with clean chemistry
    Wang, XK
    Williams, S
    Padmapani, N
    Pan, SH
    [J]. TWENTY THIRD IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 1998, : 150 - 154