Model checking with SAT-based characterization of ACTL formulas

被引:0
|
作者
Zhang, Wenhui [1 ]
机构
[1] Chinese Acad Sci, Inst Software, Comp Sci Lab, Beijing 100080, Peoples R China
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Bounded semantics of LTL with existential interpretation and that of ECTL (the existential fragment of CTL), and the characterization of these existentially interpreted properties have been studied and used as the theoretical basis for SAT-based bounded model checking [2,18]. This has led to a lot of successful work with respect to error detection in the checking of LTL and ACTL (the universal fragment of CTL) properties by satisfiability testing. Bounded semantics of LTL with the universal interpretation and that of ACTL, and the characterization of such properties by propositional formulas have not been successfully established and this hinders practical verification of valid universal properties by satisfiability checking. This paper studies this problem and the contribution is a bounded semantics for ACTL and a characterization of ACTL properties by propositional formulas. Firstly, we provide a simple bounded semantics for ACTL without considering the practical aspect of the semantics, based on converting a Kripke model to a model (called a k-model) in which the transition relation is captured by a set of k-paths (each path with k transitions). This bounded semantics is not practically useful for the evaluation of a formula, since it involves too many paths in the k-model. Then the technique is to divide the k-model into submodels with a limited number of k-paths (which depends on k and the ACTL property to be verified) such that if an ACTL property is true in every such model, then it is true in the k-model as well. This characterization can then be used as the basis for practical verification of valid ACTL properties by satisfiability checking. A simple case study is provided to show the use of this approach for both verification and error detection of an abstract two-process program written as a first order transition system.
引用
收藏
页码:191 / 211
页数:21
相关论文
共 50 条
  • [41] SAT-based Model Checking: Interpolation, IC3, and Beyond
    Grumberg, Orna
    Shoham, Sharon
    Vizel, Yakir
    [J]. SOFTWARE SYSTEMS SAFETY, 2014, 36 : 17 - 41
  • [42] Incremental deductive & inductive reasoning for SAT-based Bounded Model Checking
    Zhang, L
    Prasad, MR
    Hsiao, MS
    [J]. ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 502 - 509
  • [43] SAT-Based Bounded Model Checking for Weighted Deontic Interpreted Systems
    Wozna-Szczesniak, Bozena
    [J]. PROGRESS IN ARTIFICIAL INTELLIGENCE, EPIA 2013, 2013, 8154 : 444 - 455
  • [44] COMPLETE SAT-BASED MODEL CHECKING FOR CONTEXT-FREE PROCESSES
    Huang, Geng-Dian
    Wang, Bow-Yaw
    [J]. INTERNATIONAL JOURNAL OF FOUNDATIONS OF COMPUTER SCIENCE, 2010, 21 (02) : 115 - 134
  • [45] SAT-based Bounded Model Checking forWeighted Deontic Interpreted Systems
    Wozna-Szczesniak, Bozena
    [J]. FUNDAMENTA INFORMATICAE, 2016, 143 (1-2) : 173 - 205
  • [46] Parallel SAT-Based Parameterised Three-Valued Model Checking
    Timm, Nils
    Gruner, Stefan
    Sibanda, Prince
    [J]. MODEL CHECKING SOFTWARE, SPIN 2015, 2015, 9232 : 242 - 259
  • [47] An Optimized Intruder Model for SAT-based Model-Checking of Security Protocols
    Armando, Alessandro
    Compagna, Luca
    [J]. ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2005, 125 (01) : 91 - 108
  • [48] Complete SAT-based model checking for context-free processes
    Huang, Geng-Dian
    Wang, Bow-Yaw
    [J]. AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, PROCEEDINGS, 2007, 4762 : 51 - +
  • [49] A Counterexample-Guided Interpolant Generation Algorithm for SAT-Based Model Checking
    Wu, Cheng-Yin
    Wu, Chi-An
    Lai, Chien-Yu
    Huang, Chung-Yang R.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (12) : 1846 - 1858
  • [50] Enhancing SAT-based bounded model checking using sequential logic implications
    Arora, R
    Hsiao, MS
    [J]. 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 784 - 787