Incremental deductive & inductive reasoning for SAT-based Bounded Model Checking

被引:14
|
作者
Zhang, L [1 ]
Prasad, MR [1 ]
Hsiao, MS [1 ]
机构
[1] Virginia Tech, Dept Elect & Comp Engn, Blacksburg, VA 24061 USA
关键词
D O I
10.1109/ICCAD.2004.1382630
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Bounded Model Checking (BMC) based on Boolean Satisfiability (SAT) methods has recently gained popularity as a viable alternative to BDD-based techniques for verifying large designs. This work proposes a number of conceptually simple, but extremely effective, optimizations for enhancing the performance of SAT-based BMC flows. The keys ideas include (1) a novel idea to combine SAT-based inductive reasoning and BMC, (2) clever orchestration of variable ordering and learned information in an incremental framework for BMC, and (3) BMC-specific ordering strategies for the SAT solver. Our experiments, conducted on a wide range of industrial designs, show that the proposed optimizations consistently provide between 1-2 orders of magnitude speedup and can be extremely useful in enhancing the efficacy of typical SAT-BMC tools.
引用
收藏
页码:502 / 509
页数:8
相关论文
共 50 条
  • [1] Flexible SAT-based framework for incremental bounded upgrade checking
    Grigory Fedyukovich
    Ondrej Sery
    Natasha Sharygina
    [J]. International Journal on Software Tools for Technology Transfer, 2017, 19 : 517 - 534
  • [2] Flexible SAT-based framework for incremental bounded upgrade checking
    Fedyukovich, Grigory
    Sery, Ondrej
    Sharygina, Natasha
    [J]. INTERNATIONAL JOURNAL ON SOFTWARE TOOLS FOR TECHNOLOGY TRANSFER, 2017, 19 (05) : 517 - 534
  • [3] Efficient distributed SAT and SAT-based distributed Bounded Model Checking
    Malay K. Ganai
    Aarti Gupta
    Zijiang Yang
    Pranav Ashar
    [J]. International Journal on Software Tools for Technology Transfer, 2006, 8 (4-5) : 387 - 396
  • [4] Efficient distributed SAT and SAT-based distributed bounded model checking
    Ganai, MK
    Gupta, A
    Yang, ZJ
    Ashar, P
    [J]. CORRECT HARDWARE DESIGN AND VERIFICATION METHODS, PROCEEDINGS, 2003, 2860 : 334 - 347
  • [5] SAT-based bounded model checking for SE-LTL
    Zhou Conghua
    Ju Shiguang
    [J]. SNPD 2007: EIGHTH ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, ARTIFICIAL INTELLIGENCE, NETWORKING, AND PARALLEL/DISTRIBUTED COMPUTING, VOL 3, PROCEEDINGS, 2007, : 582 - +
  • [6] Efficient SAT-based bounded model checking for software verification
    Ivancic, Franio
    Yang, Zijiang
    Ganai, Malay K.
    Gupta, Aarti
    Ashar, Pranav
    [J]. THEORETICAL COMPUTER SCIENCE, 2008, 404 (03) : 256 - 274
  • [7] Learning from BDDs in SAT-based bounded model checking
    Gupta, A
    Ganai, M
    Chao, W
    Yang, ZJ
    Ashar, P
    [J]. 40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 824 - 829
  • [8] Evaluation of SAT-based bounded model checking of ACTL properties
    Xu, Yanyan
    Chen, Wei
    Xu, Liang
    Zhang, Wenhui
    [J]. TASE 2007: FIRST JOINT IEEE/IFIP SYMPOSIUM ON THEORETICAL ASPECTS OF SOFTWARE ENGINEERING, PROCEEDINGS, 2007, : 339 - +
  • [9] SAT-Based Bounded Model Checking for Weighted Deontic Interpreted Systems
    Wozna-Szczesniak, Bozena
    [J]. PROGRESS IN ARTIFICIAL INTELLIGENCE, EPIA 2013, 2013, 8154 : 444 - 455
  • [10] SAT-based Bounded Model Checking forWeighted Deontic Interpreted Systems
    Wozna-Szczesniak, Bozena
    [J]. FUNDAMENTA INFORMATICAE, 2016, 143 (1-2) : 173 - 205