A low power sample-and-hold amplifier

被引:0
|
作者
Tani, H [1 ]
Fujimoto, Y [1 ]
Maruyama, M [1 ]
Akada, H [1 ]
Ogawa, H [1 ]
Miyamoto, M [1 ]
机构
[1] Sharp Co Ltd, Adv Technol Res Labs, Tenri, Nara, Japan
关键词
D O I
10.1109/ESSCIRC.2003.1257176
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A novel power reduction technique is proposed for a sample-and-hold amplifier (SHA) with two stage operational amplifier. This technique improves the bandwidth and the slew rate of the SHA, therefore the power consumption of the SHA can be reduced. A variable gain amplifier (VGA) used in an analog-digital interface system for mega-pixel CCD image sensors is implemented. Fabricated in 0.25-mum CMOS process with MIM capacitors, the VGA occupies 0.49 x 0.49 mm(2) and dissipates 18.7 mW at 18 MHz with a supply voltage of 3.1 V.
引用
收藏
页码:477 / 480
页数:4
相关论文
共 50 条
  • [31] TRANSISTORIZED SAMPLE-AND-HOLD CIRCUIT
    STAMPER, H
    ELECTRONIC ENGINEERING, 1968, 40 (484): : 342 - &
  • [32] Front-end Circuit without Sample-and-hold Amplifier for Pipelined ADC
    Chen D.
    Zhang R.
    Cao L.
    Chen Z.
    Zeng J.
    Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2020, 47 (10): : 86 - 91
  • [33] A fast two-stage sample-and-hold amplifier for pipelined ADC application
    Ruan, Jian
    Lee, Chung Len
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 99 - +
  • [34] A Precision Low-Power Mismatch-Compensated Sample-and-Hold Circuit for Biomedical Applications
    Mah, S. L.
    Chan, P. K.
    Mishra, Shiv Kumar
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 192 - 195
  • [35] MICROCOMPUTER INTERFACING - SAMPLE-AND-HOLD DEVICES
    TITUS, JA
    TITUS, CA
    RONY, PR
    LARSEN, DG
    AMERICAN LABORATORY, 1977, 9 (11) : 127 - 129
  • [36] AN ACCURATE CMOS SAMPLE-AND-HOLD CIRCUIT
    GATTI, U
    MALOBERTI, F
    PALMISANO, G
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (01) : 120 - 122
  • [37] Complete time-domain behavioral model of Sample-and-Hold Amplifier using SIMULINK®
    Avitabile, Gianfranco
    Coviello, Giuseppe
    Cannone, Francesco
    2008 IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1 AND 2, 2008, : 102 - 107
  • [38] ACQUISITION ERROR IN SAMPLE-AND-HOLD CIRCUIT
    HILL, JJ
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS AND CONTROL INSTRUMENTATION, 1978, 25 (02): : 181 - 183
  • [39] A Rail-to-Rail Full Clock Fully Differential Rectifier and Sample-and-Hold Amplifier
    Harb, Adnan
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1571 - 1574
  • [40] SAMPLE-AND-HOLD DEVICE OF INCREASED ACCURACY
    DANILOV, AA
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1988, 31 (02) : 341 - 343