Physics-based exact analytical drain current equation and optimized compact model for long channel MOS transistors

被引:0
|
作者
Jie, BB [1 ]
Sah, CT [1 ]
机构
[1] Univ Florida, Dept Elect & Comp Engn, Florida Solid State Elect Lab, Gainesville, FL 32611 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An exact analytical formula of DC drain current versus gate and drain voltages is derived for MOS transistors with constant channel-impurity-concentration based on device physics. From this exact analytical formula, a compact model for long-channel MOS transistors is derived. The compact model is optimized over wide ranges of transistor properties by least-square-fit to numerical I-V data from the exact analytical formula. The optimized compact model has only one parameter to least-square-fit experimental data. The exact analytical formula and the compact model are verified numerically by I-V values calculated from the exact Pao-Sah double-integral formula.
引用
收藏
页码:941 / 945
页数:5
相关论文
共 50 条
  • [1] A Physics-Based Drain Current Compact Model for a-InGaZnO Thin-Film Transistors
    Yu, Fei
    Fang, Kun
    Liang, Tsair-Chun
    PROCEEDINGS OF THE IEEE INTERNATIONAL CONFERENCE ON ADVANCED MATERIALS FOR SCIENCE AND ENGINEERING (IEEE-ICAMSE 2016), 2016, : 121 - 123
  • [2] A new and improved physics-based model for MOS transistors
    Hauser, JR
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) : 2640 - 2647
  • [3] Hybrid Model of Thermostabilization of the Drain Current in n‐Channel MOS Transistors
    A. D. Andreev
    V. M. Borzdov
    A. A. Valiev
    O. G. Zhevnyak
    F. F. Komarov
    Journal of Engineering Physics and Thermophysics, 2003, 76 (4) : 864 - 867
  • [4] A surface potential based subthreshold drain current model for short-channel MOS transistors
    Baishya, S.
    Mallik, A.
    Sarkar, C. K.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2007, 22 (09) : 1066 - 1069
  • [5] Physics-based Scalable Compact Model for Terminal Charge, Intrinsic Capacitance and Drain Current in Nanosheet FETs
    Singh, Aishwarya
    Ganeriwala, Mohit D.
    Mohapatra, Nihar Ranj An
    8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 580 - 582
  • [6] A Physics-Based Compact Model to Capture Cryogenic Behavior of LDMOS Transistors
    Kaushal, Kumari Neeraj
    Mohapatra, Nihar R.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (03) : 857 - 863
  • [7] A Physics-Based Compact Model for Silicon Cold-Source Transistors
    Kar, Anirban
    Nandan, Keshari
    Chauhan, Yogesh Singh
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (04) : 1580 - 1588
  • [8] Analytical Physics-Based Modeling of Electron Channel Density in Nanosheet and Nanowire Transistors
    Zebrev, G. I.
    Malich, D. S.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (04) : 1574 - 1579
  • [9] A Physics-Based Compact Model for a-InGaZnO Thin-Film Transistors
    Yu, Fei
    Ma, Xiaoyu
    Huang, Junkai
    Deng, Wanling
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [10] NEW ANALYTICAL EXPRESSION FOR THE DRAIN CURRENT OF SHORT-CHANNEL MOS-TRANSISTORS IN THE TRIODE REGION
    DIMITRIJEV, S
    ZUPAC, D
    STOJADINOVIC, N
    ELECTRONICS LETTERS, 1987, 23 (16) : 862 - 864