Design of a hardware security-embedded multimedia mobile processor

被引:0
|
作者
Fukase, MA [1 ]
Sato, Y [1 ]
Sato, T [1 ]
机构
[1] Hirosaki Univ, Dept Elect & Informat Syst Engn, Hirosaki, Aomori 0368561, Japan
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
With respect to privacy on Internet, it is a matter of keen interest to provision security for multimedia mobile communication. This is characterized by the power conscious high speed cryptography of large quantity of image data. Such demand should be covered by a single VLSI processor system. We describe in this article a hardware security-embedded multimedia mobile processor named HSgorilla by sophisticatedly unifying five up-to-date processor techniques. They are single processor SMT (simultaneous multithreading), VLIW (very long instruction word), wave-pipeline, Java, and random addressing. RAC (random addressing cryptography) achieved by HSgorilla is very promising compared with regular cryptographic operations in view of running time and secure strength. Carefully considering features of image cryptography by RAC, it is very promising technique in the era of ubiquitous computing.
引用
收藏
页码:362 / 367
页数:6
相关论文
共 50 条
  • [41] Design trends in multimedia hardware architectures
    Fatemi, O
    Panchanathan, S
    MULTIMEDIA HARDWARE ARCHITECTURES 1998, 1998, 3311 : 2 - 6
  • [42] Embedded system security begins with secure hardware
    Pickering, Paul
    ECN Electronic Component News, 2018, (April): : 18 - 19
  • [43] Hardware Support for Embedded Operating System Security
    Pouraghily, Arman
    Wolf, Tilman
    Tessier, Russell
    2017 IEEE 28TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2017, : 61 - 66
  • [44] Embedded Tutorial: Regaining Hardware Security and Trust
    Sinanoglu, Ozgur
    2013 14TH IEEE LATIN-AMERICAN TEST WORKSHOP (LATW2013), 2013,
  • [45] Hardware/software codesign of a scalable embedded radar signal processor
    Buenzli, C
    Owen, L
    Rose, F
    VHDL INTERNATIONAL USERS' FORUM, PROCEEDINGS, 1997, : 200 - 208
  • [46] An Extensive Hardware/Software Co-design on a Descriptor-Based Embedded Java']Java Processor
    Yau, C. H.
    Tan, Y. Y.
    Fong, A. S.
    Mok, P. L.
    PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE FOR YOUNG COMPUTER SCIENTISTS, VOLS 1-5, 2008, : 142 - 147
  • [47] Design of a multimedia processor based on metrics computation
    Ben Amor, N
    Le Moullec, Y
    Diguet, JP
    Philippe, JL
    Abid, M
    ADVANCES IN ENGINEERING SOFTWARE, 2005, 36 (07) : 448 - 458
  • [48] Design of reconfigurable array processor for multimedia application
    Zhu Yun
    Lin Jiang
    Shuai Wang
    Xingjie Huang
    Hui Song
    Xueting Li
    Multimedia Tools and Applications, 2018, 77 : 3639 - 3657
  • [49] Hardware-software co-design flow for embedded coarse-grained reconfigurable processor
    Yu, Su-Dong
    Liu, Lei-Bo
    Yin, Shou-Yi
    Wei, Shao-Jun
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2009, 37 (05): : 1136 - 1140
  • [50] How multimedia workloads will change processor design
    Diefendorff, K
    Dubey, PK
    COMPUTER, 1997, 30 (09) : 43 - &