Design of a hardware security-embedded multimedia mobile processor

被引:0
|
作者
Fukase, MA [1 ]
Sato, Y [1 ]
Sato, T [1 ]
机构
[1] Hirosaki Univ, Dept Elect & Informat Syst Engn, Hirosaki, Aomori 0368561, Japan
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
With respect to privacy on Internet, it is a matter of keen interest to provision security for multimedia mobile communication. This is characterized by the power conscious high speed cryptography of large quantity of image data. Such demand should be covered by a single VLSI processor system. We describe in this article a hardware security-embedded multimedia mobile processor named HSgorilla by sophisticatedly unifying five up-to-date processor techniques. They are single processor SMT (simultaneous multithreading), VLIW (very long instruction word), wave-pipeline, Java, and random addressing. RAC (random addressing cryptography) achieved by HSgorilla is very promising compared with regular cryptographic operations in view of running time and secure strength. Carefully considering features of image cryptography by RAC, it is very promising technique in the era of ubiquitous computing.
引用
收藏
页码:362 / 367
页数:6
相关论文
共 50 条
  • [31] Multimedia data processing using a VLIW hardware stack processor
    Nakamura, Kiyoshige
    Sakai, Keiichi
    Ae, Tadashi
    Systems and Computers in Japan, 1999, 30 (10): : 34 - 40
  • [32] Efficient Security Processor for Mobile Applications
    Xufeng Hu
    Sile Ma
    Yibin Li
    Journal of Signal Processing Systems, 2018, 90 : 1235 - 1244
  • [33] Design and implementation of a scalable multimedia processor
    Dassatti, A
    Martina, M
    Masera, G
    Molino, A
    Piccinini, G
    Vacca, F
    Zamboni, M
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 89 - 92
  • [34] A methodology to design a multimedia processor core
    Ramazani, A
    Monteiro, E
    Dandache, A
    Lepley, B
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 998 - 1001
  • [35] A methodology to design a multimedia processor core
    1600, Emirates Telecommunications Corporation (ETISALAT); Etisalat College of Engineering (ECE); IEEE Circuits and Systems Society (CAS); Institute of Electrical and Electronics Engineers (IEEE); University of Sharjah (UOS) (Institute of Electrical and Electronics Engineers Inc., United States):
  • [36] Secure embedded system hardware design - A flexible security and trust enhanced approach
    Fournaris, Apostolos P.
    Sklavos, Nicolas
    COMPUTERS & ELECTRICAL ENGINEERING, 2014, 40 (01) : 121 - 133
  • [37] THE MONARCH PARALLEL PROCESSOR HARDWARE DESIGN
    RETTBERG, RD
    CROWTHER, WR
    CARVEY, PP
    TOMLINSON, RS
    COMPUTER, 1990, 23 (04) : 18 - &
  • [38] A Survey of Microarchitecture Support for Embedded Processor Security
    Kanuparthi, Arun K.
    Karri, Ramesh
    Ormazabal, Gaston
    Addepalli, Sateesh K.
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 368 - 373
  • [39] A general hardware/software co-design methodology for embedded signal processing and multimedia workloads
    Brogioli, Michael
    Radosavljevic, Predrag
    Cavallaro, Joseph R.
    2006 FORTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-5, 2006, : 1486 - +
  • [40] Efficient Security Multimedia System on Embedded Platform
    Wang Lifeng
    Meng Qinglei
    Xiao Chen
    Ma Jian
    Du Yaogang
    Wang Wendong
    CHINA COMMUNICATIONS, 2010, 7 (04) : 120 - 125