A multi-standard video accelerator based on a vector architecture

被引：10

作者：

Chouliaras, VA ^{[1
]}

Nunez, JL

Mulvaney, DJ

Rovati, FS

Alfonso, D

机构：

[1] Univ Loughborough, Dept Elect & Elect Engn, Elect Syst Design Grp, Loughborough, Leics, England

[2] Univ Bristol, Dept Elect Engn, Bristol, Avon, England

[3] STMicroelect, Adv Syst Technol Labs, Agrate Brianza, Italy

来源：

IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 2005年 / 51卷 / 01期

关键词：

MPEG2; MPEG4; H264; vector/SIMD accelerator; embedded RISC;

D O I：

10.1109/TCE.2005.1405714

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A multi-standard video encoding coprocessor is presented that efficiently accelerates MPEG-2, MPEG-4 (XViD) and a proprietary H.264 encoder. The proposed architecture attaches to a configurable, extensible RISC CPU to form a highly efficient solution to the computational complexity of current and emerging video coding standards. A subset of the ISA has been implemented as a VLSI macrocell for a high performance 0.13 mu m silicon process(1).

引用

页码：160 / 167

页数：8

共 50 条

[11] MULTI-STANDARD SUB-PIXEL INTERPOLATION ARCHITECTURE FOR VIDEO MOTION ESTIMATION
Lu, Liang
McCanny, John V.
Sezer, Sakir
[J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 229 - 232
[12] Receiver Architecture for Multi-Standard Based Passive Bistatic Radar
Macera, Antonio
Bongioanni, Carlo
Colone, Fabiola
Lombardo, Pierfrancesco
[J]. 2013 IEEE RADAR CONFERENCE (RADAR), 2013,
[13] Development of Full-HD Multi-standard Video CODEC IP Based on Heterogeneous Multiprocessor Architecture
Nakata, Hiroaki
Hosogi, Koji
Ehama, Masakazu
Yuasa, Takafumi
Fujihira, Toru
Iwata, Kenichi
Kimura, Motoki
Izuhara, Fumitaka
Mochizuki, Seiji
Nobori, Masaki
[J]. PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 528 - +
[14] AN ADVANCED MULTI-STANDARD TV VIDEO SOUND IF
MCGINN, M
ALBERKRACK, J
[J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1994, 40 (03) : 290 - 298
[15] Performance-driven parallel reconfigurable computing architecture for multi-standard video decoding
Kao, Chi-Chou
[J]. MULTIMEDIA TOOLS AND APPLICATIONS, 2020, 79 (41-42) : 30583 - 30599
[16] A reconfigurable sub-pixel interpolation architecture design for multi-standard video decoding
Wang, Wenxiang
Shen, Haihua
[J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2011, 23 (09): : 1603 - 1613
[17] A Flexible Architecture for Multi-Standard LDPC Decoders
Huang, Shuangqu
Xiang, Bo
Huang, Bei
Chen, Yun
Zeng, Xiaoyang
[J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 493 - 496
[18] ASIP architecture for multi-standard wireless terminals
Lo Iacono, D.
Zory, J.
Messina, E.
Piazzese, N.
Saia, G.
Bettinelli, A.
[J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1453 - 1458
[19] Reconfigurable system-on-a-chip motion estimation architecture for multi-standard video coding
Lu, L.
McCanny, J. V.
Sezer, S.
[J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (05): : 349 - 364
[20] Performance-driven parallel reconfigurable computing architecture for multi-standard video decoding
Chi-Chou Kao
[J]. Multimedia Tools and Applications, 2020, 79 : 30583 - 30599

← 1 2 3 4 5 →